Note: JP1 and JP2 are present so the user can disconnect clock and data signals from subsequent boards, allowing you to make a closed loop design without having the logic from the last board interfere with the logic of the first. They are normally closed, so open them if you're making a closed loop design.