life.augmented
AN5882

Application note

## LSM6DSV16X: finite state machine

## Introduction

This document provides information on the use and configuration of the embedded finite state machine in ST's LSM6DSV16X. The LSM6DSV16X can be configured to generate interrupt signals activated by user-defined motion patterns. For this purpose, up to eight embedded finite state machines can be programmed independently for motion detection.

## 1 <br> Finite state machine (FSM)

### 1.1 Finite state machine definition

A finite state machine (FSM) is a mathematical abstraction used to design logic connections. It is a behavioral model composed of a finite number of states and transitions between states, similar to a flowchart in which it is possible to inspect the way logic runs when certain conditions are met. The state machine begins with a start state, goes to different states through transitions dependent on the inputs, and can finally end in a specific state (called stop state). The current state is determined by the past states of the system. The following figure depicts the flow of a generic state machine.

Figure 1. Generic state machine


### 1.2 Finite state machine in the LSM6DSV16X

The LSM6DSV16X works as a combo accelerometer-gyroscope sensor, generating acceleration and angular rate output data. It is also possible to connect an external sensor like a magnetometer or pressure sensor by using the sensor hub feature (mode 2). These data can be used as input of up to eight programs in the embedded finite state machine (refer to the following figure).

Figure 2. State machine in the LSM6DSV16X


The FSM structure is highly modular: it is possible to easily write up to eight programs, each one able to recognize a specific gesture.
All eight finite state machines are independent: each one has its dedicated memory area and it is independently executed. An interrupt is generated when the end state is reached or when some specific command is performed. Typically, the interrupt is generated when a specific gesture is recognized.

AN5882
Signal conditioning block

## 2 Signal conditioning block

The signal conditioning block is shown in the following figure and it is used as the interface between incoming sensor data and the FSM block. This block is needed to convert the output sensor data (represented in [LSB]) with the following unit conventions:

- Accelerometer data in [g]
- Gyroscope data in [rad/sec]
- Qvar data in [LSB]
- External sensor: if it is a magnetometer, data have to be converted to [G]. If it is a pressure sensor, data have to be converted to [hPa].

Figure 3. Signal conditioning block


This block is intended to apply the sensitivity to [LSB] input data, and then convert these data in half-precision floating point (HFP) format before passing them to the FSM block. In greater detail:

- Accelerometer data conversion factor of the LSM6DSV16X is automatically handled by the device.
- Gyroscope data conversion factor of the LSM6DSV16X is automatically handled by the device.
- Qvar data and external sensor data conversion factor is not automatically handled by the device. The LSM6DSV16X FSM supports processing external sensor data in two different formats as listed below:
- 3-axis sensors with 16-bit data like magnetometer sensors, which are enabled by setting the EXT_FORMAT_SEL bit of the EXT_FORMAT (00h) embedded advanced features register to 0 (default value). In this case, the external sensor data are internally processed as follows.

1. Raw external sensor data are converted in HFP format (no sensitivity is applied).
2. Hard-iron offset is applied. The FSM_EXT_OFFX_L (COh), FSM_EXT_OFFX_H (C1h), FSM_EXT_OFFY_L (C2h), FSM_EXT_OFFY_H (C3h), F̄̄M_EXT_OFFZ_L (C4h), and FSM_EXT_OFFZ_H (C5h) embedded advanced features registers must contain the raw hard-iron offset in HFP format.
3. Soft-iron compensation is applied. The FSM_EXT_MATRIX_XX_L (C6h), FSM_EXT_MATRIX_XX_H (C7h), FSM_EXT_MATRIX_XY_L (C8h), FSM_EXT_MATRIX_XY_H (C9h), FSM_EXT_MATRIX_XZ_L (CAh), FSM_EXT_MATRIX_XZ_H (CBh), FSM_EXT_MATRIX_YY_L (CCh), FSM_EXT_MATRIX_YY_H (CDh), FSM_EXT_MATRIX_YZ_L (CEh), FSM_EXT_MATRIX_YZ_H (CFh), FSM_EXT_MATRIX_ZZ_L (DOh), and FSM_EXT_MATRIX_ZZ_H (D1h) embedded advanced features registers must contain the soft-iron coefficients in HFP format.
4. Sensitivity is applied. The FSM_EXT_SENSITIVITY_L (BAh) and FSM_EXT_SENSITIVITY_L (BBh) embedded advanced features registers must contain the sensitivity value in HFP format.
5. Data are rotated. The EXT_CFG_A (D4h) and EXT_CFG_B (D5h) embedded advanced features registers must contain the external sensor orientation configuration.

- 1-axis sensors with 24-bit data like pressure sensors, which are enabled by setting the EXT_FORMAT_SEL bit of the EXT_FORMAT (00h) embedded advanced features register to 1. In this case, the external sensor data are internally processed as follows.

1. Raw external sensor data is kept in LSB format (no sensitivity is applied).
2. Offset is applied. The EXT_3BYTE_OFFSET_XL (06h), EXT_3BYTE_OFFSET_L (07h), and EXT_3BYTE_OFFSET_H (08h) embedded advanced features registers must contain the offset in LSB format.
3. Sensitivity is applied. The EXT_3BYTE_SENSITIVITY_L (02h) and EXT_3BYTE_SENSITIVITY_H (03h) embedded advanced features registers must contain the sensitivity value in HFP format.

The Qvar sensor is managed as a 3-axis sensor that provides only one value as X -axis data.

AN5882

Note: Qvar data have to be converted to [LSB] (hence configuring the sensitivity to 1), magnetometer data have to be converted to [G], while pressure data have to be converted to [hPa].
Example: LSM6DSV16X Qvar sensitivity equal to $1 \rightarrow 3$ C00h HFP.
Example: LIS2MDL magnetometer sensitivity is $1.5 \mathrm{mG} / \mathrm{LSB} \rightarrow 0.0015 \mathrm{G} / \mathrm{LSB} \rightarrow 1624 \mathrm{~h}$ HFP; this is the default external sensor sensitivity value for the LSM6DSV16X.

## Procedure to apply the correct conversion factor for the LSM6DSV16X Qvar data:

1. Write 80 h to register 01 h
2. Write 40 h to register 17 h
3. Write 01 h to register 02 h
4. Write BAh to register 08h
5. Write [LSB] conversion factor (Qvar example, 00h) to register 09h
6. Write [MSB] conversion factor (Qvar example, 3Ch) to register 09h
7. Write 01 h to register 02 h
8. Write 00 h to register 17 h
9. Write 00 h to register 01 h
// Enable embedded function registers access
// PAGE_RW (17h) = 40h: enable write operation
// PAGE_SEL (02h) = 01h: select embedded advanced features registers page 0
// PAGE_ADDRESS (08h) = BAh (FSM_EXT_SENSITIVITY_L address)
// Write [LSB] conversion factor value to register FSM_EXT_SENSITIVITY_L (BAh)
// Write [MSB] conversion factor value to register FSM_EXT_SENSITIVITY_H (BBh)
// PAGE_SEL (02h) = 01h: select embedded advanced features registers page 0
// PAGE_RW (17h) = 00h: disable read / write operation
// Disable embedded function registers access

In addition to the conversion to HFP format, the signal conditioning block computes the norm of the input data, defined as follows:

$$
V=\sqrt{x^{2}+y^{2}+z^{2}}
$$

The norm of the input data can be used in the state machine programs, in order to guarantee a high level of program customization for the user.

FSM block

Output data signals coming from the signal conditioning block are sent to the FSM block that is detailed in the following figure. The FSM block is mainly composed of:

- A general FSM configuration block: it affects all programs and includes some registers that have to be properly initialized in order to configure and customize the entire FSM block.
- A maximum of eight configurable programs: each program processes input data and generates an output.

Figure 4. FSM block


FSM configuration and program blocks are described in the following sections.

AN5882

### 3.1 Configuration block

The configuration block is composed of a set of registers involved in the FSM configuration (FSM ODR, interrupts, programs configuration, and so forth).
The embedded function registers can be used to properly configure the FSM: these registers are accessible when the FUNC_CFG_EN bit is set to 1 and the SHUB_REG_ACCESS bit is set to 0 in the FUNC_CFG_ACCESS (01h) register.
The LSM6DSV16X device is provided with an extended number of registers inside the embedded function register set, called embedded advanced features registers, that are divided in pages. A specific read / write procedure must be followed to access the embedded features registers. Registers involved in this specific procedure are the following:

- PAGE_SEL (02h): it selects the desired page.
- PAGE_ADDRESS (08h): it selects the desired register address in the selected page.
- PAGE_VALUE (09h): it sets the value to be written in the selected register (only in write operation).
- PAGE_RW (17h): it is used to select the read / write operation.

The script below shows the generic procedure to write a YYh value in the register having address XXh inside the page number $Z$ of the embedded features registers set:

1. Write 80 h to register 01h // Enable embedded function registers access
2. Write 40 h to register $17 \mathrm{~h} / /$ PAGE_RW $(17 \mathrm{~h})=40 \mathrm{~h}$ : enable write operation
3. Write Z1h to register 02h // PAGE_SEL (02h) = Z1h: select embedded advanced features registers page Z
4. Write XXh to register 08h // PAGE_ADDRESS (08h) = XXh: XXh is the address of the register to be configured
5. Write YYh to register 09h // PAGE_VALUE (09h) = YYh: YYh is the value to be written
6. Write 01 h to register $02 \mathrm{~h} / /$ PAGE_SEL $(02 \mathrm{~h})=01 \mathrm{~h}$ : select embedded advanced features registers page 0 . This is needed for the correct operation of the device.
7. Write 00 h to register 17 h // PAGE_RW (17h) = 00 h : disable read / write operation
8. Write 00 h to register $01 \mathrm{~h} / /$ Disable embedded function registers access

Note: $\quad$ After a write transaction, the PAGE_ADDRESS (08h) register is automatically incremented. Program configurations must be written in the embedded advanced features registers, starting from the register address indicated by the FSM_START_ADD_L (7Eh) and FSM_START_ADD_H (7Fh) registers. All programs have to be written in consecutive registers, including two important aspects:

- Both the PAGE_SEL (02h) register and PAGE_ADDRESS (08h) register have to be properly updated when moving from one page to another (that is, when passing from page 03h, address FFh to page 04h, address 00h). The LSM6DSV16X device provides six pages that can be addressed through the PAGE_SEL (02h) register. To address the last page, PAGE_SEL (02h) has to be set to 51 h .
- Program SIZE byte must be an even number. If it is odd, an additional STOP state has to be added at the end of the instruction section.
For a detailed example of how to configure the entire FSM, refer to Section 9 FSM configuration example.

All the FSM -related registers given in the following table are accessible from the primary $\mathrm{SPI} / /^{2} \mathrm{C} / \mathrm{MIPI} I 3 C^{\circledR}$ interface only.

Table 1. Registers

| Register name | Address | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bito |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FUNC_CFG_ACCESS | 01h | EMB_FUNC REG_ACCESS | SHUB <br> REG_ACCESS | 0 | 0 | $\begin{aligned} & \text { FSM_WR } \\ & \text { CTRL_EN } \end{aligned}$ | - | - | - |
| FIFO_CTRL2 | 08h | - | - | 0 | - | 0 | - | - | XL_DualC_BATCH <br> _FROM_FSM |
| CTRL7 | 16h | AH_QVAR_EN | INT2_DRDY_ AH_QVAR | AH_QVAR_ C_ZIN_1 | $\begin{gathered} \text { AH_QVAR_ } \\ \text { C_ZIN_0 } \end{gathered}$ | 0 | 0 | 0 | - |
| CTRL_STATUS | 1Ah | 0 | 0 | 0 | 0 | 0 | FSM_WR_CTRL STATUS | - | 0 |
| EMB_FUNC_STATUS <br> MAINPAGE | 49h | IS_FSM_LC | 0 | - | - | - | 0 | 0 | 0 |
| FSM_STATUS_ MAINPAGE | 4Ah | IS_FSM8 | IS_FSM7 | IS_FSM6 | IS_FSM5 | IS_FSM4 | IS_FSM3 | IS_FSM2 | IS_FSM1 |
| MD1_CFG | 5Eh | - | - | - | - | - | - | INT1_EMB_FUNC | - |
| MD2_CFG | 5Fh | - | - | - | - | - | - | INT2_EMB_FUNC | - |

## Embedded functions registers

The table given below provides a list of the FSM-related registers for the embedded functions available in the device and the corresponding addresses. Embedded functions registers are accessible when the EMB_FUNC_REG_ACCESS bit is set to 1 in the FUNC_CFG_ACCESS (01h) register.

## Table 2. Embedded functions registers

| Register name | Address | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bito |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PAGE_SEL | 02h | PAGE_SEL3 | PAGE_SEL2 | PAGE_SEL1 | PAGE_SELO | 0 | 0 | 0 | 1 |
| EMB_FUNC_EN_B | 05h | 0 | 0 | 0 | - | - | 0 | 0 | FSM_EN |
| PAGE_ADDRESS | 08h | PAGE_ADDR7 | PAGE_ADDR6 | PAGE_ADDR5 | PAGE_ADDR4 | PAGE_ADDR3 | PAGE_ADDR2 | PAGE_ADDR1 | PAGE_ADDRO |
| PAGE_VALUE | 09h | PAGE_VALUE7 | PAGE_VALUE6 | PAGE_VALUE5 | PAGE_VALUE4 | PAGE_VALUE3 | PAGE_VALUE2 | PAGE_VALUE1 | PAGE_VALUE0 |
| EMB_FUNC_INT1 | 0Ah | INT1_FSM_LC | 0 | - | - | - | 0 | 0 | 0 |
| FSM_INT1 | OBh | INT1_FSM8 | INT1_FSM7 | INT1_FSM6 | INT1_FSM5 | INT1_FSM4 | INT1_FSM3 | INT1_FSM2 | INT1_FSM1 |
| EMB_FUNC_INT2 | 0Eh | INT2_FSM_LC | 0 | - | - | - | 0 | 0 | 0 |
| FSM_INT2 | OFh | INT2_FSM8 | INT2_FSM7 | INT2_FSM6 | INT2_FSM5 | INT2_FSM4 | INT2_FSM3 | INT2_FSM2 | INT2_FSM1 |
| EMB_FUNC_STATUS | 12h | IS_FSM_LC | 0 | - | - | - | 0 | 0 | 0 |
| FSM_STATUS | 13h | IS_FSM8 | IS_FSM7 | IS_FSM6 | IS_FSM5 | IS_FSM4 | IS_FSM3 | IS_FSM2 | IS_FSM1 |
| PAGE_RW | 17h | $\underset{\text { EMIR }}{\underset{\text { EMB__ }}{ }}$ | PAGE_WRITE | PAGE_READ | 0 | 0 | 0 | 0 | 0 |
| FSM_ENABLE | 46h | FSM8_EN | FSM7_EN | FSM6_EN | FSM5_EN | FSM4_EN | FSM3_EN | FSM2_EN | FSM1_EN |
| FSM_LONG_ COUNTER_L | 48h | FSM_LC_7 | FSM_LC_6 | FSM_LC_5 | FSM_LC_4 | FSM_LC_3 | FSM_LC_2 | FSM_LC_1 | FSM_LC_0 |
| FSM_LONG_ COUNTER_H | 49h | FSM_LC_15 | FSM_LC_14 | FSM_LC_13 | FSM_LC_12 | FSM_LC_11 | FSM_LC_10 | FSM_LC_9 | FSM_LC_8 |
| FSM_OUTS1 | 4Ch | P_X | N_X | P_Y | N_Y | P_Z | N_Z | P_V | N_V |
| FSM_OUTS2 | 4Dh | P_X | N_X | $P_{-} \mathrm{Y}$ | N_Y | P_Z | N_Z | P_V | N_V |
| FSM_OUTS3 | 4Eh | P_X | N_X | P_Y | N_Y | P_Z | N_Z | P_V | N_V |
| FSM_OUTS4 | 4Fh | P_X | N_X | P_Y | N_Y | P_Z | N_Z | P_V | N_V |
| FSM_OUTS5 | 50h | P_X | N_X | P_Y | N_Y | P_Z | N_Z | P_V | N_V |
| FSM_OUTS6 | 51h | P_X | N_X | P_Y | N_Y | P_Z | N_Z | P_V | N_V |
| FSM_OUTS7 | 52h | P_X | N_X | P_Y | N_Y | P_Z | N_Z | P_V | N_V |
| FSM_OUTS8 | 53h | P_X | N_X | P_Y | N_Y | P_Z | N_Z | P_V | N_V |
| FSM_ODR | 5Fh | 0 | 1 | FSM_ODR_2 | FSM_ODR_1 | FSM_ODR_0 | 0 | 1 | 1 |
| EMB_FUNC_INIT_B | 67h | 0 | 0 | 0 | - | - | 0 | 0 | FSM_INIT |

The table given below provides a list of the FSM-related registers for the embedded advanced features page 0 . These registers are accessible when PAGE SEL[3:0] are set to 0000 in the PAGE SEL (02h) register

Table 3. Embedded advanced features registers - page 0

| Register name | Address | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bito |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FSM_EXT_SENSITIVITY_L | BAh | FSM_EXT_S_7 | FSM_EXT_S_6 | FSM_EXT_S_5 | FSM_EXT_S_4 | FSM_EXT_S_3 | FSM_EXT_S_2 | FSM_EXT_S_1 | FSM_EXT_S_0 |
| FSM_EXT_SENSITIVITY_H | BBh | FSM_EXT_S_15 | FSM_EXT_S_14 | FSM_EXT_S_13 | FSM_EXT_S_12 | FSM_EXT_S_11 | FSM_EXT_S_10 | FSM_EXT_S_9 | FSM_EXT_S_8 |
| FSM_EXT_OFFX_L | con | FSM_EXT_OFFX_7 | FSM_EXT_OFFX_6 | FSM_EXT_OFFX_5 | FSM_EXT_OFFX_4 | FSM_EXT_OFFX_3 | FSM_EXT_OFFX_2 | FSM_EXT_OFFX_1 | FSM_EXT_OFFX_0 |
| FSM_EXT_OFFX_H | C1h | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { OFFX_15 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { OFFX_14 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { OFFX_13 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { OFFX_12 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { OFFX_11 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { OFFX_10 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { OFFX_9 } \end{aligned}$ | $\begin{gathered} \text { FSM_EXT_- } \\ \text { OFFX_8 } \end{gathered}$ |
| FSM_EXT_OFFY_L | C2h | FSM_EXT_OFFY_7 | FSM_EXT_OFFY_6 | FSM_EXT_OFFY_5 | FSM_EXT_OFFY_4 | FSM_EXT_OFFY_3 | FSM_EXT_OFFY_2 | FSM_EXT_OFFY_1 | FSM_EXT_OFFY_0 |
| FSM_EXT_OFFY_H | C3h | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { OFFY_15 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { OFFY_14 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { OFFY_13 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { OFFY_12 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { OFFY_11 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { OFFY_10 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { OFFY_9 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { OFFY_8 } \end{aligned}$ |
| FSM_EXT_OFFZ_L | C4h | FSM_EXT_OFFZ_7 | FSM_EXT_OFFZ_6 | FSM_EXT_OFFZ_5 | FSM_EXT_OFFZ_4 | FSM_EXT_OFFZ_3 | FSM_EXT_OFFZ_2 | FSM_EXT_OFFZ_1 | FSM_EXT_OFFZ_0 |
| FSM_EXT_OFFZ_H | C5h | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { OFFZ_15 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { OFFZ_14 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { OFFZ_13 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { OFFZ_12 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { OFFZ_11- } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { OFFZ_10 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { OFFZ_9 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { OFFZ_8 } \end{aligned}$ |
| FSM_EXT_MATRIX_XX_L | C6h | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XX_7 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XX_6 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XX_5 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XX_4 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XX_3 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XX_2 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XX_1 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XX_0 } \end{aligned}$ |
| FSM_EXT_MATRIX_XX_H | C7h | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XX_15 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XX_14 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XX_13 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XX_12 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XX_11 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XX_10 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XX_9 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { MAT_XX_8 } \end{aligned}$ |
| FSM_EXT_MATRIX_XY_L | C8h | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XY_7 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XY_6 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XY_5 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XY_4 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT } \\ & \text { MAT }^{\prime} \text { XY } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XY_2 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XY_1 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { MATXY_O } \end{aligned}$ |
| FSM_EXT_MATRIX_XY_H | C9h | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XY_15 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XY_14 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XY_13 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XY_12 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XY_11 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XY_10 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { MAT_XY_- } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT } \\ & \text { MAT }^{-X Y} \end{aligned}$ |
| FSM_EXT_MATRIX_XZ_L | CAh | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XZ_7 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XZ_6 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XZ_5 } \end{aligned}$ | FSM EXT <br> MAT_XZ_4 | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XZ_3 } \end{aligned}$ | $\begin{gathered} \text { FSM_EXT_- } \\ \text { MAG_SI_XZ_2 } \end{gathered}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { MAT_XZ__ }^{2} \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XZ_O } \end{aligned}$ |
| FSM_EXT_MATRIX_XZ_H | CBh | FSM_EXT MAT_XZ_15 | $\begin{aligned} & \text { FSM_EXT } \\ & \text { MAT_XZ_14 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XZ_13 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_-EXT_ } \\ & \text { MAT_XZ_12 } \end{aligned}$ | FSM_EXT MAT_XZ_11 | $\begin{aligned} & \text { FSM_EXT } \\ & \text { MAT_XZ_10 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XZ_9 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_XZ_8 } \end{aligned}$ |
| FSM_EXT_MATRIX_YY_L | cCh | $\begin{aligned} & \text { FSM_EXT } \\ & \text { MAT_YY_ } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YY_6 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YY_5 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YY_4 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YY_3 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YY_ }_{2} \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YY_1 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YY_O } \end{aligned}$ |
| FSM_EXT_MATRIX_YY_H | CDh | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YY_15 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT- } \\ & \text { MAT_YY_14 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { MAT_YY_13 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YY_12 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT } \\ & \text { MAT_YY_11 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YY_10 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YY_9 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { MAT_YY_8 } \end{aligned}$ |
| FSM_EXT_MATRIX_YZ_L | CEh | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YZ_}^{\prime} \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YZ_6 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YZ_5 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YZ_4 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YZ_3 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YZ_2 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YZ_1 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YZ_O } \end{aligned}$ |
| FSM_EXT_MATRIX_YZ_H | CFh | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YZ_15 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YZ_14 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YZ_13 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YZ_12 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { MAT_YZ_11 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_YZ_10 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { MAT_YZ_- } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { MAT_YZ_8 } \end{aligned}$ |
| FSM_EXT_MATRIX_ZZ_L | DOh | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_ZZ_7 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_ZZ_6 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_ZZ_5 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { MAT_ZZ_4 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_ZZ_3 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { MAT_ZZ_2 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT- } \\ & \text { MAT_ZZ_1 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_ZZ_0 } \end{aligned}$ |
| FSM_EXT_MATRIX_ZZ_H | D1h | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { MAT_ZZ_15 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_-_ } \\ & \text { MAT_ZZ_14 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT } \\ & \text { MAT_ZZ_13 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_ } \\ & \text { MAT_ZZ_12 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { MAT_ZZ_11 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { MAT_ZZ_10 } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { MAT_ZZ_- } \end{aligned}$ | $\begin{aligned} & \text { FSM_EXT_- } \\ & \text { MAT_ZZ_- } \end{aligned}$ |
| EXT_CFG_A | D4h | 0 | EXT_Y_AXIS2 | EXT_Y_AXIS1 | EXT_Y_AXISO | 0 | EXT_Z_AXIS2 | EXT_Z_AXIS1 | EXT_Z_AXISO |
| EXT_CFG_B | D5h | 0 | 0 | 0 | 0 | 0 | EXT_X_AXIS2 | EXT_X_AXIS1 | EXT_X_AXISO |

The table given below provides a list of the FSM-related registers for the embedded advanced features page 1. These registers are accessible when PAGE_SEL[3:0] are set to 0001 in the PAGE_SEL (02h) register.

Table 4. Embedded advanced features registers - page 1

| Register name | Address | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bito |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FSM_LC_TIMEOUT_L | 7Ah | $\begin{aligned} & \text { FSM_LC } \\ & \text { TIMEOUUT7 } \end{aligned}$ | $\begin{aligned} & \text { FSM_LC } \\ & \text { TIMEOUUT6 } \end{aligned}$ | $\begin{aligned} & \text { FSM_LC } \\ & \text { TIMEOUT5 } \end{aligned}$ | $\begin{aligned} & \text { FSM_LC } \\ & \text { TIMEOUT4 } \end{aligned}$ | $\begin{aligned} & \text { FSM_LC } \\ & \text { TIMEOUT3 } \end{aligned}$ | $\begin{aligned} & \text { FSM_LC } \\ & \text { TIMEOUT2 } \end{aligned}$ | $\begin{aligned} & \text { FSM_LC } \\ & \text { TIMEOUUT1 } \end{aligned}$ | $\begin{aligned} & \text { FSM_LC } \\ & \text { TIMEOUUTO } \end{aligned}$ |
| FSM_LC_TIMEOUT_H | 7Bh | FSM LC TIMEOUT15 | FSM LC TIMEŌUT14 | FSM LC timeoutī | FSM LC TIMEŌUT12 | FSM LC TIMEOUT11 | FSM LC TIMEOUUT10 | FSM LC TIMEOUT9 | FSM LC TIMEOUT8 |
| FSM_PROGRAMS | 7Ch | FSM_N_PROG7 | FSM_N_PROG6 | FSM_N_PROG5 | FSM_N_PROG4 | FSM_N_PROG3 | FSM_N_PROG2 | FSM_N_PROG1 | FSM_N_PROG0 |
| FSM_START_ADD_L | 7Eh | FSM_START7 | FSM_START6 | FSM_START5 | FSM_START4 | FSM_START3 | FSM_START2 | FSM_START1 | FSM_START0 |
| FSM_START_ADD_H | 7Fh | FSM_START15 | FSM_START714 | FSM_START13 | FSM_START12 | FSM_START11 | FSM_START10 | FSM_START9 | FSM_START8 |

The table given below provides a list of the FSM related registers for the embedded advanced features page 2. These registers are accessible when PAGE_SEL[3:0] are set to 0010 in the PAGE_SEL (02h) register.

Table 5. Embedded advanced features registers - page 2

| Register name | Address | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bito |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EXT_FORMAT | 00h | 0 | 0 | 0 | 0 | 0 | EXT_FORMAT_SEL | 0 | 0 |
| EXT_3BYTE SENSITIVITY_L | 02h | EXT_3BYTE_S_7 | EXT_3BYTE_S_6 | EXT_3BYTE_S_5 | EXT_3BYTE_S_4 | EXT_3BYTE_S_3 | EXT_3BYTE_S_2 | EXT_3BYTE_S_1 | EXT_3BYTE_S_0 |
| EXT_3BYTE SENSITIVITY_H | 03h | EXT_3BYTE_S_15 | EXT_3BYTE_S_14 | EXT_3BYTE_S_13 | EXT_3BYTE_S_12 | EXT_3BYTE_S_11 | EXT_3BYTE_S_10 | EXT_3BYTE_S_9 | EXT_3BYTE_S_8 |
| EXT_3BYTE OFFSET_XL | 06h | EXT_3BYTE_OFF_7 | EXT_3BYTE_OFF_6 | EXT_3BYTE_OFF_5 | EXT_3BYTE_OFF_4 | EXT_3BYTE_OFF_3 | EXT_3BYTE_OFF_2 | EXT_3BYTE_OFF_1 | EXT_3BYTE_OFF_0 |
| EXT_3BYTE_ OFFSET_L | 07h | $\begin{gathered} \text { EXT_3BYTE_- } \\ \text { OFF_15 }^{2} \end{gathered}$ | $\begin{gathered} \text { EXT_3BYTE_- } \\ \text { OFF_14 } \end{gathered}$ | $\begin{aligned} & \text { EXT_3BYTE_-13 } \\ & \text { OFF_13 } \end{aligned}$ | $\begin{aligned} & \text { EXT_3BYTE_- } \\ & \text { OFF_12 } \end{aligned}$ | $\begin{gathered} \text { EXT_3BYTE_- } \\ \text { OFF_1 }^{2} \end{gathered}$ | $\begin{aligned} & \text { EXT_3BYTE_- } \\ & \text { OFF_10 } \end{aligned}$ | $\begin{gathered} \text { EXT_3BYTE_- } \\ \text { OFF_9 } \end{gathered}$ | $\begin{gathered} \text { EXT_3BYTE_ } \\ \text { OFF_8 } \end{gathered}$ |
| EXT_3BYTE OFFSET_H | 08h | $\begin{gathered} \text { EXT_3BYTE_- } \\ \text { OFF_23 } \end{gathered}$ | $\begin{gathered} \text { EXT_3BYTE_- } \\ \text { OFF_22 } \end{gathered}$ | $\begin{gathered} \text { EXT_3BYTE_- } \\ \text { OFF_21 } \end{gathered}$ | $\begin{aligned} & \text { EXT_3BYTE_- } \\ & \text { OFF_20 } \end{aligned}$ | $\begin{gathered} \text { EXT_3BYTE_- } \\ \text { OFF_19 } \end{gathered}$ | $\begin{gathered} \text { EXT_3BYTE_- } \\ \text { OFF_18 }^{2} \end{gathered}$ | $\begin{aligned} & \text { EXT_3BYTE_- } \\ & \text { OFF_1 }^{2} \end{aligned}$ | $\begin{aligned} & \text { EXT_3BYTE_- } \\ & \text { OFF_16 } \end{aligned}$ |

AN5882

### 3.2 Program block

Output data coming from the signal conditioning block are sent to the FSM block, composed of eight program blocks. Each program block, as shown in the following figure, consists of:

- An input selector block, which selects the desired input data signal that is processed by the program
- A code block, composed of the data and the instructions that are executed

Figure 5. Program block


### 3.2.1 Input selector block

The input selector block allows the selection of the input data signal between the following physical sensor data signals or internally calculated data signals:

- LSM6DSV16X accelerometer data, with precomputed norm (V)
- LSM6DSV16X gyroscope data, with precomputed norm (V)
- LSM6DSV16X Qvar data, which can be processed by the FSM as an external sensor
- External 3-axis sensors with 16-bit data like magnetometer sensors, with precomputed norm (V)
- External 1-axis sensors with 24 -bit data like pressure sensors
- Long counter value
- Internally filtered data and computed features, by properly configuring the machine learning core
- Internally calculated angles, with precomputed norm (V)

The norm $(\mathrm{V})$ is internally computed with the following formula:

$$
V=\sqrt{x^{2}+y^{2}+z^{2}}
$$

The machine learning core allows configuring the device to compute features (like average, variance, peak-topeak, energy, and so forth) or filters (like high pass, band pass, IIR1 and IIR2) applied to internal / external sensor data. For more details about the machine learning core capabilities, refer to application note AN5804.
The following figures show the inputs of the finite state machine block in the accelerometer and gyroscope digital chains. The position of the finite state machine (FSM) block in the two digital chains is the same for all four connection modes available in the LSM6DSV16X.

Figure 6. FSM inputs (accelerometer)


Figure 7. FSM inputs (gyroscope)


The signal bandwidth of the accelerometer and gyroscope depends on the device configuration. For additional information, refer to AN5763 available at www.st.com. The program block executes the configured program (code block) by processing the selected input signal and generating the corresponding program output signals, according to the purpose of the program.
Note: $\quad$ The SINMUX command can be used by the user inside the program instructions section to dynamically switch the desired input signal for the program block. Refer to SINMUX (23h) for additional and detailed information about the SINMUX command.

### 3.2.2

## Code block

The FSM program $\mathrm{x}_{\mathrm{x}}$ code block contains the state machine program. The structure of a single program is shown in the following figure; it is composed of:

- a data section, composed of a fixed part (same size for all the FSMs), and a variable part (specific size for each FSM)
- an instructions section, composed of conditions and commands

Each program can generate an interrupt $t_{x}$ signal and modify the corresponding FSM_OUTS ${ }_{x}$ register value, according to processed sample sets coming from the input $x_{x}$ signal.

Figure 8. FSM program ${ }_{x}$ code structure


All FSM programs are stored consecutively in a set of reserved embedded advanced features registers, as shown in the following figure. The maximum allowed size for each program is 256 bytes.
Note: FSMs (according to all the embedded functions) have to be reconfigured each time the device is powered on.

Figure 9. FSM program ${ }_{\mathrm{x}}$ memory area


## $4 \quad$ FSM interrupt status and signal

The FSM supports generating two different interrupt signals: the FSM program interrupt signal and the FSM long counter interrupt signal.
The FSM program interrupt signal is generated when the end state is reached (STOP command) or when some specific command is performed (OUTC / CONT / CONTREL commands). When an FSM program interrupt is generated, the corresponding temporary mask value is transmitted to its corresponding FSM_OUTS embedded function register.
The FSM long counter interrupt signal is generated when the long counter value, stored in the
FSM_LONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h) embedded function registers, reaches the configured long counter timeout value stored in the FSM_LC_TIMEOUT_L (7Ah) and FSM_LC_TIMEOUT_H (7Bh) embedded advanced features registers (page 1).
The FSM interrupt status can be checked by reading the dedicated register:

- FSM_STATUS_MAINPAGE (4Ah) register or FSM_STATUS (13h) embedded function register for the FSM interrupt status
- EMB_FUNC_STATUS_MAINPAGE (49h) register or EMB_FUNC_STATUS (12h) embedded function register for the long counter interrupt status
The FSM interrupt signal can be driven to the INT1/INT2 interrupt pin by setting the dedicated bit:
- INT1_FSM[1:8]/INT2_FSM[1:8] bit of the FSM_INT1/FSM_INT2 embedded function register to 1
- INT1_FSM_LC/INT2_FSM_LC bit of the EMB_FUNC_INT1/EMB_FUNC_INT2 embedded function register to 1

Note: In both of the above cases it is mandatory to also enable routing the embedded functions events to the INT1/ INT2 interrupt pin by setting the INT1_EMB_FUNC/INT2_EMB_FUNC bit of the MD1_CFG/MD2_CFG register. The behavior of the interrupt signal is pulsed by default. The duration of the pulse depends on the faster enabled sensor:

- If the accelerometer ODR is greater than the gyroscope ODR, the pulse duration is equal to $1 /$ ODRXL.
- If the gyroscope ODR is greater than the accelerometer ODR, the pulse duration is equal to $1 / O D R G$.

Note: $\quad$ Minimum pulse duration is $1 / 960 \mathrm{~Hz}(\sim 1 \mathrm{~ms})$.
Latched mode can be enabled by setting the EMB_FUNC_LIR bit of the PAGE_RW (17h) embedded functions register to 1 . In this case, the interrupt signal and the status bit are reset when reading:

- FSM_STATUS_MAINPAGE (4Ah) register or FSM_STATUS (13h) embedded function register for the FSM interrupt
- EMB_FUNC_STATUS_MAINPAGE (49h) register or EMB_FUNC_STATUS (12h) embedded function register for the long counter interrupt

AN5882

## 5 Long counter

The long counter is a 15 -bit temporary counter resource available to the user. It is possible to increment, decrement, or reset its value, stored in the FSM_LONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h) registers, by using the INCR, DECR, or RESET command, respectively. The minimum (and default) long counter value is 0 , while the maximum long counter value is the configured timeout value stored in the FSM_LC_TIMEOUT_L (7Ah) and FSM_LC_TIMEOUT_H (7Bh) embedded advanced features registers.
When the long counter value is equal to the configured long counter timeout value, the IS_FSM_LC status bit of the EMB_FUNC_STATUS_MAINPAGE (49h) register and EMB_FUNC_STATUS (12h) embedded function register is set to 1 .
Details about the FSM long counter interrupt are available in Section 4 FSM interrupt status and signal.
This resource is common to all programs and does not need additional allocated resources in the [Variable Data Section].

Note:
When FSM_LC_TIMEOUT is equal to 0 , the long counter feature is disabled.
Note: The FSM_LC_TIMEOUT value must be set lower than $2^{15}$ in 15-bit unsigned format.

AN5882

## 6 Fixed Data Section

The [Fixed Data Section] stores information about the [Variable Data Section] and the [Instructions Section]. It is composed of six bytes and it is located at the beginning of each program. The following figure shows the structure of the [Fixed Data Section].

Figure 10. [Fixed Data Section]

|  | NAME | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | CONFIG A | NR_THRESH(1:0) |  | NR_MASK(1:0) |  | NR_LTIMER(1:0) |  | NR_TIMER(1:0) |  |
| 1 | CONFIG B | DES | EXT_SINMUX | ANGLE | PAS | DECTREE | STOPDONE | - | JMP |
| 2 | SIZE | PROGRAM SIZE(7:0) |  |  |  |  |  |  |  |
| 3 | SETtings | MASKSEL(1:0) |  | SIGNED | R_TAM | THRS3SEL | IN_SEL(2:0) |  |  |
| 4 | RESET POINTER | RESET POINTER(7:0) |  |  |  |  |  |  |  |
| 5 | PROGRAM POINTER | PROGRAM POINTER(7:0) |  |  |  |  |  |  |  |

Note: $\quad$ Green colored bits have to be set according to program purposes, while red bits have to be set to 0 when the program is loaded into the embedded advanced features registers page (they are automatically configured by the FSM logic).
The first two bytes store the amount of resources used by the program, while other bytes are used by the device to store the program status.

- With CONFIG_A it is possible to declare:
- up to three thresholds (NR_THRESH bits)
- up to three masks (NR_MASK bits)
- up to two long (16 bits) timers (NR_LTIMER bits)
- up to two short (8 bits) timers (NR_TIMER bits)
- With CONFIG_B it is possible to declare:
- a decimation factor for incoming ODR (DES bit)
- an extended sinmux capability, used to select as FSM input, the long counter value or the value of a filter/feature computed by the machine learning core (EXT_SINMUX bit)
- usage of gyroscope angles that have to be computed and stored (ANGLE bit)
- usage of previous axis signs that have to be computed and stored (PAS bit)
- usage of a decision tree interface (DECTREE bit)
- The SIZE parameter stores the length in bytes of the whole program (sum of [Fixed Data Section] size, [Variable Data Section] size and Instruction section size). The SIZE byte must always be an even number. If the size of the program is odd, an additional STOP state has to be added at the bottom of the Instruction section.
- The SETTINGS parameter stores the current program status (selected mask, selected threshold, input signal, and so forth).
- The RESET POINTER (RP) and PROGRAM POINTER (PP) store respectively the reset pointer relative address (jump address when a RESET condition is true) and the program pointer relative address (address of the instruction under execution during the current sample time). Address 00h is referred to CONFIG_A byte.
Note: $\quad$ When PP is equal to 0, the device automatically runs the start routine (refer to Section 10 Start routine for additional information) in order to properly initialize the internal variables and parameters of the state machine. This is mandatory for a correct operation of the device.


## 7 Variable Data Section

The [Variable Data Section] is located below the corresponding [Fixed Data Section] of a program, and its size depends on the amount of resources defined in the [Fixed Data Section].
Each resource enumerated in the [Fixed Data Section] is then allocated in the [Variable Data Section], with proper size and at the proper position. The following figure shows the structure of the [Variable Data Section].

Figure 11. [Variable Data Section]

|  | NAME | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | THRESH1 | THRESH1(15:0) |  |  |  |  |  |  |  |
| 8 | THRESH2 | THRESH2(15:0) |  |  |  |  |  |  |  |
| 10 | THRESH3 | THRESH3(15:0) |  |  |  |  |  |  |  |
| 12 |  | SINMUX_ADDR_B |  |  |  | SINMUX_ADDR_A |  |  |  |
| 13 | x | IN_SEL(3) | THRXYZ1 | NEXT_ODR | - |  | SINM | DR_C |  |
| 14 | MASKA | MASKA(7:0) |  |  |  |  |  |  |  |
| 15 | TMASKA | TMASKA(7:0) |  |  |  |  |  |  |  |
| 16 | MASKB | MASKB(7:0) |  |  |  |  |  |  |  |
| 17 | TMASKB | TMASKB(7:0) |  |  |  |  |  |  |  |
| 18 | MASKC | MASKC(7:0) |  |  |  |  |  |  |  |
| 19 | TMASKC | TMASKC(7:0) |  |  |  |  |  |  |  |
| 20 | DELTAT | DELTAT(15:0) |  |  |  |  |  |  |  |
| $\begin{array}{r}22 \\ \hline 23\end{array}$ | DX | DX(15:0) |  |  |  |  |  |  |  |
| 24 | DY | DY(15:0) |  |  |  |  |  |  |  |
| 26 <br> 27 | DZ | DZ(15:0) |  |  |  |  |  |  |  |
| 28 | DV | DV(15:0) |  |  |  |  |  |  |  |
| 30 | TC | TC(15:0) or TC(7:0) |  |  |  |  |  |  |  |
| 32 | TIMER1 | TIMER1(15:0) |  |  |  |  |  |  |  |
| $\begin{array}{r}34 \\ \hline 35\end{array}$ | TIMER2 | TIMER2(15:0) |  |  |  |  |  |  |  |
| 36 | TIMER3 | TIMER3(7:0) |  |  |  |  |  |  |  |
| 37 | TIMER4 | TIMER4(7:0) |  |  |  |  |  |  |  |
| 38 | DEST | DEST(7:0) |  |  |  |  |  |  |  |
| 39 | DESC | DESC(7:0) |  |  |  |  |  |  |  |
| 40 | PAS | SCTC | CANGLE | MSKIT | MSKITEQ | SIGN_X | SIGN_Y | SIGN_Z | SIGN_V |
| 41 | DECTREE | - | - | DTSEL(1:0) |  |  | DTRES(3:0) |  |  |

As shown in the table above, the maximum size of the [Variable Data Section] is 36 bytes. If the program requires fewer resources, the size allocated for the [Variable Data Section] is lower. Bytes from 0 to 5 , not shown in the table above, are allocated for the CONFIG A, CONFIG B, SIZE, SETTINGS, RP and PP bytes of the [Fixed Data Section].
Note: $\quad$ The usage of the resources declared in the [Fixed Data Section] starts always from the lowest resource number. For example if the user defines NR_THRESH = 10 in the [Fixed Data Section] (two thresholds defined), available thresholds that can be used in the program are THRESH1 and THRESH2, while THRESH3 is not available and the bytes corresponding to THRESH3 are not allocated (all the resources below THRESH2 are shifted up).

AN5882
Thresholds

### 7.1 Thresholds

Threshold resources are used to check and validate values assumed by the selected input signal (through the SINMUX command) and axis (through MASKS) in comparison conditions.
The unit of measurement of the threshold is that of the selected signal:

- If the LSM6DSV16X accelerometer signal is selected, the unit of the threshold is [g].
- If the LSM6DSV16X gyroscope signal is selected, the unit of the threshold is [rad/sec].
- If the LSM6DSV16X integrated gyroscope signal is selected, the unit of the threshold is [rad].
- If the external sensor signal is selected, the unit is the same used after applying the sensitivity.
- If the long counter value is selected, the threshold is expressed in 15 -bit unsigned format.
- If the MLC filtered signal or computed feature is selected, the unit of the threshold is the same as that of the selected filtered signal or the selected computed feature.
Thresholds can be signed or unsigned. It is possible to move from signed to unsigned mode by using the SSIGN0 / SSIGN1 commands. In signed mode, signal and threshold keep their original sign in the comparison. In unsigned mode, the comparison is performed between the absolute values of both signal and threshold.
By setting the NR_THRESH[1:0] bits of CONFIG_A byte, the corresponding number of thresholds can be configured in the [Variable Data Section], as described below:
- NR_THRESH[1:0] = 00: no thresholds are allocated in the [Variable Data Section].
- NR_THRESH[1:0] = 01: only THRESH1[15:0] is allocated in the [Variable Data Section].
- NR_THRESH[1:0] = 10: THRESH1[15:0] and THRESH2[15:0] are allocated in the [Variable Data Section].
- NR_THRESH[1:0] = 11: THRESH1[15:0], THRESH2[15:0] and THRESH3[15:0] are allocated in the [Variable Data Section].
Involved commands:
- STHR1 / STHR2
- SELTHR1 / SELTHR3
- SSIGN0 / SSIGN1

Involved conditions:

- GNTH1 / GNTH2 / GLTH1 / GRTH1
- LNTH1 / LNTH2 / LLTH1 / LRTH1


### 7.2 Extended sinmux

The extended sinmux resource is mainly used to select as FSM inputs the long counter value (SINMUX with argument 8) or a feature / filter computed by the machine learning core (SINMUX with first argument 9). In addition, this resource is also required when there is the need for executing multiple conditions in one ODR (THRXYZ1).
By setting the EXT_SINMUX bit of CONFIG_B byte to 1, the EXT_SINMUX bytes are allocated in the [Variable Data Section] (the EXT_SINMUX bytes values are automatically managed by the device). This is mandatory if at least one of the commands listed below is expected to be used in the program.
Involved commands:

- SINMUX with first argument equal to 8 (long counter selection) or 9 (MLC feature or filter selection)
- THRXYZ0, THRXYZ1

Involved conditions:

- N/A

AN5882

### 7.3 Masks / temporary masks

Mask resources are used to enable or disable mask action on the input data ( $\mathrm{X}, \mathrm{Y}, \mathrm{Z}, \mathrm{V}$ ) when a condition is performed. If a mask bit is set to 1 , then the corresponding axis and sign is enabled, otherwise it is disabled. In case the input data is generated by an external sensor with 1 -axis in 3-byte data format, its data is available in the X channel of the masks. Masks are used in threshold comparison conditions or zero-crossing detection. Masks allow inverting the sign of the input signal by enabling the corresponding axis bit with a minus sign. Masks are composed of 8 bits ( 2 bits for each axis), as shown below:

| $+X$ | $-X$ | $+Y$ | $-Y$ | $+Z$ | $-Z$ | $+V$ | $-V$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

For each axis, it is possible to configure four different mask settings:

1. Positive axis bit $=0 /$ negative axis bit $=0$, axis is disabled.
2. Positive axis bit $=0 /$ negative axis bit $=1$, axis with opposite sign is enabled.
3. Positive axis bit $=1 /$ negative axis bit $=0$, axis with current sign is enabled.
4. Positive axis bit $=1 /$ negative axis bit $=1$, axis with current sign and axis with opposite sign are enabled.

When a program is enabled, the value of each mask is copied inside the related temporary mask (TM), which is used during execution of conditions. Each time a condition is issued, the result of the condition is stored again in the temporary mask (it affects also consecutive conditions).
Example:

- GNTH1 condition
- THRESH1 $=0.50 \mathrm{~g}$
- $\quad$ MASKA $=12 \mathrm{~h}(00010010 \mathrm{~b}) \rightarrow-\mathrm{Y}$ and +V are enabled
- Current input accelerometer sample $=[0.72-0.450 .77$ 1.15]

| TM before the condition | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Accelerometer sample | 0.72 | -0.72 | -0.45 | 0.45 | 0.77 | -0.77 | 1.15 | -1.15 |
| TM after the condition | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |

It is possible to reset the temporary mask value to the mask value in the following conditions:

- anytime there is a reset condition
- when executing a CONTREL command
- when executing a REL command
- after each true next condition, if an SRTAM1 command has been previously issued

By setting the NR_MASK[1:0] bits of CONFIG_A byte, the corresponding number of masks can be configured in the [Variable Data Section], as described below:

- NR_MASK[1:0] = 00: no masks are allocated in the [Variable Data Section].
- NR_MASK[1:0] = 01: only MASKA[7:0]/TMASKA[7:0] are allocated in the [Variable Data Section].
- NR_MASK[1:0] = 10: MASKA[7:0]/TMASKA[7:0] and MASKB[7:0]/TMASKB[7:0] are allocated in the [Variable Data Section].
- NR_MASK[1:0] = 11: MASKA[7:0]/TMASKA[7:0], MASKB[7:0]/TMASKB[7:0] and MASKC[7:0]/ TMASKC[7:0] are allocated in the [Variable Data Section].

Involved commands:

- SELMA / SELMB / SELMC
- SMA / SMB / SMC
- REL
- SRTAM0 / SRTAM1

Involved conditions:

- GNTH1 / GNTH2 / GLTH1 / GRTH1
- LNTH1 / LNTH2 / LLTH1 / LRTH1
- PZC / NZC

AN5882
Angle calculation

### 7.4 Angle calculation

Angle resources can be used instead of angular velocity data when a condition is issued. The angle computation is performed internally: gyroscope data are automatically multiplied by the DELTAT value, and the results are added to corresponding angle axis bytes ( $D X, D Y, D Z$ and $D V$ ). This feature is enabled when the ANGLE bit of the CONFIG B byte of the [Fixed Data Section] is set to 1 . The integration is performed each time a new sample is processed by the FSM, independently of the selected signal.
There are two reset-angle modalities:

- By default, angular velocity integration is cleared each time a reset or next condition is true. In this case, computed angles (DX, DY, DZ and DV bytes) restart from zero when a new sample arrives.
- If the program contains a CANGLE command, a different reset-angle modality is used. In this case, integrated angles are cleared:
- If a CANGLE command is performed (when a new sample arrives)
- Only if a reset condition is true

By setting the ANGLE bit of the CONFIG_B byte to 1,10 bytes (DELTAT, DX, DY, DZ and DV) are allocated in the [Variable Data Section]: DELTAT resource has to be set equal to current FSM_ODR cycle time in seconds (half floating point ( 16 bits) format). If a CANGLE command is expected to be used, also the PAS bit of the CONFIG_B byte has to be set to 1 .
Involved commands:

- CANGLE

Involved conditions:

- GNTH1 / GNTH2 / GLTH1 / GRTH1
- LNTH1 / LNTH2 / LLTH1 / LRTH1
- PZC / NZC


### 7.5 TC and timers

Timer resources are used to manage event durations. It is possible to declare two kinds of timer resources: long timers ( 16 bits) and short timers ( 8 bits). The time base is set by the FSM_ODR[2:0] bits of the FSM_ODR (5Fh) register, including the decimation factor if used. Long timer resources are called TI1 and TI2, while short timer resources are called TI3 and TI4. An additional internal timer counter (TC) is used as temporary counter to check if a timer has elapsed. The TC value can be preloaded with two different modalities, selectable by using the SCTC0 / SCTC1 commands:

- SCTC0 mode (default): when the program pointer moves to a state with a timeout condition, the TC value is always preloaded to the corresponding timer value. In this modality, the timer duration affects one state only.
- SCTC1 mode: when the program pointer moves to a state with a timeout condition, there are two different scenarios depending on which timer is used in the new state:
- If the timer used in the new state is different from the timer used in the previous state, the TC value is preloaded to the corresponding timer value. In this modality, the timer duration affects one state only (same as SCTC0 mode).
- If the timer used in the new state is the same used in the previous state, the TC value is not preloaded. The TC value continues to be decreased starting from its previous value. In this modality, the timer duration could affect more states.

The TC value is decreased by 1 each time a new sample occurs. If TC reaches 0 , the condition is true.
Example:

[^0]Depending on S0, there are two different state machine behaviors:

- SCTC0 case: the TC byte is always preloaded (when the program pointer moves to states S1, S2, and S3) and each condition is checked for a maximum of 10 samples. This means that all conditions can be verified in a maximum of 30 samples.
- SCTC1 case: the TC byte is preloaded only when the program pointer moves to S1 (and is not preloaded when it moves to S 2 and S 3 ), and all conditions have to be verified in a maximum of 10 samples.
SCTC1 modality is typically used when different conditions have to be verified in the same time window.
By setting the NR_LTIMER[1:0] bits of the CONFIG_A byte, the corresponding number of long timers can be configured in the [Variable Data Section], as described below:
- NR_LTIMER[1:0] = 00: no long timers are allocated in the [Variable Data Section].
- NR_LTIMER[1:0] = 01: TIMER1[15:0] is allocated in the [Variable Data Section]
- NR_LTIMER(1:0) = 10: TIMER1[15:0] and TIMER2[15:0] are allocated in the [Variable Data Section].

By setting the NR_TIMER[1:0] bits of the CONFIG_A byte, the corresponding number of short timers can be configured in the [Variable Data Section], as described below:

- NR_TIMER[1:0] = 00: no short timers are allocated in the [Variable Data Section].
- NR_TIMER[1:0] = 01: TIMER3[7:0] is allocated in the [Variable Data Section].
- NR_TIMER[1:0] = 10: TIMER3[7:0] and TIMER4[7:0] are allocated in the [Variable Data Section].

Below the size of the TC resource:

- If NR_LTIMER[1:0] $=00$ and NR_TIMER[1:0] $=00$, the TC resource is not allocated.
- If NR_LTIMER[1:0] $=00$ and NR_TIMER[1:0] $\neq 00$, the TC resource occupies one byte.
- If NR_LTIMER[1:0] $\neq 00$ and NR_TIMER[1:0] $=00$, the TC resource occupies two bytes.
- If NR_LTIMER[1:0] $\neq 00$ and NR_TIMER[1:0] $\neq 00$, theTC resource occupies two bytes.

Involved commands:

- STIMER3 / STIMER4
- SCTC0 / SCTC1

Involved conditions:

- TI1 / TI2 / TI3 / TI4


### 7.6 Decimator

The decimator resource is used to reduce the sample rate of the data going to the finite state machine.
By setting the DES bit of the CONFIG_B byte to 1 , the DEST and DESC bytes can be properly configured in the [Variable Data Section]. The DEST value is the desired decimation factor, while the DESC value is the internal counter (automatically managed by the device). The decimation factor is related to the FSM_ODR[2:0] bits of the FSM_ODR (5Fh) register, according to the following formula:
PROGRAM_ODR = FSM_ODR / DEST
At startup:
DESC = DEST (initial decimation value)
When the sample clock occurs:
DESC = DESC - 1
When DESC is equal to 0 , the current sample is used as the new input for the state machine, and the DESC value is set to the initial decimation value again.
Involved commands:

- N/A

Involved conditions:

- N/A

Note: $\quad$ The minimum meaningful value for DEST is ' 2 '.

AN5882
Previous axis sign

### 7.7 Previous axis sign

The previous axis sign resource is mainly used to store the sign of the previous sample: this information is used in zero-crossing conditions. In addition, it is also used to store other information such as the selected timer reset method (SCTC0 or SCTC1), the clear angle flag (CANGLE) used to reset the integrated gyroscope data (DX, DY, DZ and DV bytes inside the [Variable Data Section]) and the selected interrupt mask type (MSKIT, MSKITEQ or UMSKIT).
By setting the PAS bit of the CONFIG_B byte to 1, the PAS byte is allocated in the [Variable Data Section] (the PAS byte value is automatically managed by the device). This is mandatory if at least one of the commands or conditions listed below is expected to be used in the program.
Involved commands:

- SCTC0 / SCTC1 / CANGLE / MSKIT / MSKITEQ / UMSKIT.

Involved conditions:

- PZC / NZC

Note:

### 7.8 MLC interface

The MLC interface of the FSM includes the possibility of implementing conditions on the output of a decision tree or on the value of a computed filter / feature. This can be very useful when a machine learning logic or a custom filter is expected to be combined with an FSM program.

The output of a decision tree is accessible by using the CHKDT condition, which can be used to evaluate the result of one of the four decision trees available inside the machine learning core algorithms.
By setting the DECTREE bit of CONFIG_B byte to 1, the DECTREE byte can be properly configured in the [Variable Data Section]. The DECTREE byte contains information about the progressive number of the decision trees to be triggered (DTSEL[1:0] bits, from 0 to 3 ) and the corresponding expected value (DTRES[3:0] bits, from 0 to 15).
The value of a filter / feature computed by the MLC can be selected using the extended sinmux feature.
By setting the EXT_SINMUX bit of the CONFIG_B byte to 1 , the EXT_SINMUX bytes are allocated in the [Variable Data Section] (the EXT_SINMUX bytes are automatically managed by the device). Refer to Section 7.2 Extended sinmux and Section 8.2.21 SINMUX (23h) for more details about how to select a filter / feature computed by the MLC.

Using the SETP command allows reconfiguring dynamically the DECTREE byte inside the program flow in order to trigger a different decision tree and its expected value. Details about the SETP command are provided in its dedicated paragraph.
Note: $\quad$ Refer to AN5804 for more details about how to configure the MLC.
Involved commands:

- SINMUX

Involved conditions:

- CHKDT

AN5882

## 8 Instructions Section

The [Instructions Section] is defined below the [Variable Data Section] and is composed of a series of states that implement the algorithm logic. Each state is characterized by one 8-bit operation code (opcode), and each opcode can implement a command or a RESET/NEXT condition:

- Commands are used to perform special tasks for flow control, output, and synchronization. Some commands may have parameters, executed as one single-step command.
- RESET/NEXT conditions are a combination of two conditions (4 bits for RESET condition and 4 bits for NEXT condition) that are used to reset or continue the program flow.
The opcodes have a direct effect on registers and internal state machine memories. For some opcodes, additional side effects can occur (such as update of status information).
A RESET/NEXT condition or a command, eventually followed by parameters, represents an instruction, also called program state. They are the building blocks of the instructions section of a program.


### 8.1 RESET/NEXT conditions

The RESET/NEXT conditions are used to reset or continue the program flow, and are composed of one single state.

The RESET condition is defined in the opcode MSB part while the NEXT condition is defined in the opcode LSB part.
The RESET/NEXT conditions affect the program flow as indicated below:

- A transition to the reset pointer occurs whenever the RESET condition is true (PP = RP).
- A transition to the next state occurs whenever the RESET condition is false and the NEXT condition is true ( $\mathrm{PP}=\mathrm{PP}+1$ ).
- No transitions occur when both the RESET and NEXT conditions are false.

As shown in the following figure, the RESET condition is always performed before the NEXT condition that is evaluated only when the RESET condition is not satisfied.

Figure 12. Single state description


By default, a single RESET/NEXT condition is executed when a new data sample is processed by the FSM, but it is possible to execute multiple conditions on the same data sample by using the THRXYZ1/THRXYZO commands. Details about how to enable this mode can be found in Section 8.2.27 THRXYZ1 (F7h) and Section 8.2.28 THRXYZ0 (F8h).

Note: $\quad$ The RESET condition is always evaluated before the NEXT condition. By default, the reset pointer (RP) is set to the first state, but it is possible to dynamically change the reset pointer ( $R P$ ) by using SRP/CRP commands.

Since a condition is coded over four bits, a maximum of 16 different conditions can be coded: the list of available conditions is shown in the following table. There are three types of conditions:

- Timeouts: these conditions are true when the TC counter, preloaded with a timer value, reaches zero.
- Threshold comparisons: these conditions are true when enabled inputs such as the accelerometer $\mathrm{X}, \mathrm{Y}, \mathrm{Z}$ axis or norm are higher (or lower) than a programmed threshold.

$$
V=\sqrt{x^{2}+y^{2}+z^{2}}
$$

- Zero-crossing detection: these conditions are true when an enabled input crosses the zero level.

Table 6. Conditions

| OP code | Mnemonic | Description | Note | Resources needed |
| :---: | :---: | :---: | :---: | :---: |
| Oh | NOP | No operation | Execution moves to another condition | N/A |
| 1h | TI1 | Timer 1 (16-bit value) valid | No evaluation of data samples | TC, TIMER1 |
| 2 h | TI2 | Timer 2 (16-bit value) valid |  | TC, TIMER1, TIMER2 |
| 3h | TI3 | Timer 3 (8-bit value) valid |  | TC, TIMER3 |
| 4h | T14 | Timer 4 (8-bit value) valid |  | TC, TIMER3, TIMER4 |
| 5 h | GNTH1 | Any triggered axis $\geq$ THRESH1 | Input signal, triggered with mask, compared to threshold | THRESH1, one MASK |
| 6h | GNTH2 | Any triggered axis $\geq$ THRESH2 |  | THRESH1, THRESH2, one MASK |
| 7h | LNTH1 | Any triggered axis < THRESH1 |  | THRESH1, one MASK |
| 8h | LNTH2 | Any triggered axis < THRESH2 |  | THRESH1, <br> THRESH2, one MASK |
| 9h | GLTH1 | All triggered axes $\geq$ THRESH1 |  | THRESH1, one MASK |
| Ah | LLTH1 | All triggered axes < THRESH1 |  | THRESH1, one MASK |
| Bh | GRTH1 | Any triggered axis $\geq$-THRESH1 |  | THRESH1, one MASK |
| Ch | LRTH1 | Any triggered axis <-THRESH1 |  | THRESH1, one MASK |
| Dh | PZC | Any triggered axis crossed zero value, with positive slope | Input signal, triggered with mask, crossing zero value | PAS |
| Eh | NZC | Any triggered axis crossed zero value, with negative slope |  | PAS |
| Fh | CHKDT | Check result from a decision tree vs. expected | Requires machine learning core configuration | DECTREE |

The last column of the table above indicates the resource needed by the conditions. These resources are allocated inside the [Variable Data Section] and can be different between one FSM and another. For correct FSM behavior, it is mandatory to set the amount of resources needed by each program in the [Fixed Data Section].

Note: Having the same condition in the NEXT and RESET positions does not make sense. Consequently, opcodes such as 11 h do not implement the TI1 | TI1 condition, but implement some commands: for example, the opcode 11 h implements the CONT command.
Moreover, it is not possible to perform the following conditions because they are recognized as commands:

- $\quad P Z C \mid C H K D T$ opcode ( $0 \times D F$ ) is equal to SMB opcode.
- NZC $\mid$ CHKDT opcode (0xEF) is equal to MSKITEQ opcode.
- CHKDT | GNTH1 opcode (0xF5) is equal to MSKIT opcode.
- CHKDT | LNTH1 opcode (0xF7) is equal to THRXYZ1 opcode.
- CHKDT | GNTH2 opcode (0xF6) is equal to RSTLC opcode.
- CHKDT | LNTH2 opcode (0xF8) is equal to THRXYZO opcode.
- $\quad C H K D T \mid P Z C$ opcode (0xFD) is equal to DECR opcode.
- CHKDT $\mid$ NZC opcode (0xFE) is equal to SMC opcode.

AN5882

### 8.1.1 NOP (Oh)

Description: NOP (no operation) is used as filler for the RESET/NEXT pair for some particular conditions, which do not need an active opposite condition.
Actions:

- If NOP is in the RESET condition, the FSM evaluates only the NEXT condition.
- If NOP is in the NEXT condition, the FSM evaluates only the RESET condition.

Note: $\quad$ Details about how to use timers inside the THRXYZ1 / THRXYZ0 commands can be found in Section 8.2.27 THRXYZ1 (F7h) and Section 8.2.28 THRXYZ0 (F8h).
8.1.3

Note: $\quad$ Details about how to use timers inside the THRXYZ1 / THRXYZ0 commands can be found in Section 8.2.27 THRXYZ1 (F7h) and Section 8.2.28 THRXYZ0 (F8h).

### 8.1.4 TI3 (3h)

Description: TI3 condition counts and evaluates the counter value of the TC byte.
Action:

- When the program pointer moves to a state with a TI3 condition, TC = TIMER3.
- When a new data sample ( $\mathrm{X}, \mathrm{Y}, \mathrm{Z}, \mathrm{V}$ ) is processed by the FSM, then TC = TC - 1:
- If TC > 0, continue comparisons in the current state.
- If TC = 0, the condition is valid:
- If TI3 is in the RESET position, $\mathrm{PP}=\mathrm{RP}$.
- If TI3 is in the NEXT position, PP = PP + 1 .

Details about how to use timers inside the THRXYZ1 / THRXYZ0 commands can be found in Section 8.2.27 THRXYZ1 (F7h) and Section 8.2.28 THRXYZ0 (F8h).

AN5882

### 8.1.5 Tl4 (4h)

Description: TI4 condition counts and evaluates the counter value of the TC byte.
Action:

- When the program pointer moves to a state with a TI4 condition, TC = TIMER4.
- When a new data sample ( $\mathrm{X}, \mathrm{Y}, \mathrm{Z}, \mathrm{V}$ ) is processed by the FSM , then $\mathrm{TC}=\mathrm{TC}-1$ :
- If TC $>0$, continue comparisons in the current state.
- If TC $=0$, the condition is valid:
- If TI4 is in the RESET position, $\mathrm{PP}=\mathrm{RP}$.
- If TI4 is in the NEXT position, PP = PP + 1 .

Note: Details about how to use timers inside the THRXYZ1 / THRXYZ0 commands can be found in Section 8.2.27 THRXYZ1 (F7h) and Section 8.2.28 THRXYZ0 (F8h).

Note: In case the " + " and " - " signs of the same axis are enabled, it is enough that one of them satisfies the condition, which means applying an OR operator (for example, $+X<$ threshold || $-X<$ threshold).
Action:

- When a new sample set ( $\mathrm{X}, \mathrm{Y}, \mathrm{Z}, \mathrm{V}$ ) occurs, check the condition:
- If LNTH1 is valid and it is in the RESET position, $P P=R P$.
- If LNTH1 is valid and it is in the NEXT position, $\mathrm{PP}=\mathrm{PP}+1$.

AN5882

### 8.1.9 LNTH2 (8h)

Description: LNTH2 condition is valid if any triggered axis of the FSM processed data sample ( $\mathrm{X}, \mathrm{Y}, \mathrm{Z}, \mathrm{V}$ ) is lower than the threshold 2 level. The threshold used during the comparison is THRESH2.

Note:

Note: In case the " + " and " - " signs of the same axis are enabled, it is enough that one of them satisfies the condition, which means applying an OR operator (for example, $+X<$ threshold || $-X<$ threshold).
Action:

- When a new sample set ( $\mathrm{X}, \mathrm{Y}, \mathrm{Z}, \mathrm{V}$ ) occurs, check the condition:
- If LLTH1 is valid and it is in the RESET position, $\mathrm{PP}=\mathrm{RP}$.
- If LLTH1 is valid and it is in the NEXT position, $\mathrm{PP}=\mathrm{PP}+1$.


### 8.1.12 GRTH1 (Bh)

Description: GRTH1 condition is valid if any triggered axis of the FSM processed data sample ( $\mathrm{X}, \mathrm{Y}, \mathrm{Z}, \mathrm{V}$ ) is greater than or equal to the reversed threshold 1 level. The threshold used during the comparison depends on the THRS3SEL bit in the SETTINGS byte of the [Fixed Data Section] as described below:

- THRS3SEL = 0 (default value or value assumed after the SELTHR1 command is performed): the threshold used is -THRESH1.
- THRS3SEL = 1 (value assumed after the SELTHR3 command is performed): the threshold used is -THRESH3.

In case the "+" and "-" signs of the same axis are enabled, it is enough that one of them satisfies the condition, which means applying an OR operator (for example, $+X \geq$ threshold $\|-X \geq$ threshold).
Action:

- When a new sample set (X, Y, Z, V) occurs, check the condition:
- If GRTH1 is valid and it is in the RESET position, $\mathrm{PP}=\mathrm{RP}$.
- If GRTH1 is valid and it is in the NEXT position, $\mathrm{PP}=\mathrm{PP}+1$.


### 8.1.13

Note:

## LRTH1 (Ch)

Description: LRTH1 condition is valid if any triggered axis of the FSM processed data sample ( $\mathrm{X}, \mathrm{Y}, \mathrm{Z}, \mathrm{V}$ ) is lower than the reversed threshold 1 level. The threshold used during the comparison depends on the THRS3SEL bit in the SETTINGS byte of the [Fixed Data Section] as described below:

- THRS3SEL = 0 (default value or value assumed after the SELTHR1 command is performed): the threshold used is -THRESH1.
- THRS3SEL = 1 (value assumed after the SELTHR3 command is performed): the threshold used is -THRESH3.

In case the " + " and " - " signs of the same axis are enabled, it is enough that one of them satisfies the condition, which means applying an OR operator (for example, $+X<$ threshold $\|-X<$ threshold).
Action:

- When a new sample set ( $\mathrm{X}, \mathrm{Y}, \mathrm{Z}, \mathrm{V}$ ) occurs, check the condition:
- If LRTH1 is valid and it is in the RESET position, $P P=R P$.
- If LRTH1 is valid and it is in the NEXT position, $\mathrm{PP}=\mathrm{PP}+1$.


## PZC (Dh)

Description: PZC condition is valid if any triggered axis of the FSM processed data sample ( $\mathrm{X}, \mathrm{Y}, \mathrm{Z}, \mathrm{V}$ ) crossed the zero level, with a positive slope.
Action:

- When a new sample set (X, Y, Z, V) occurs, check the condition:
- If a zero-crossing event with positive slope occurs and PZC is in the RESET position, $\mathrm{PP}=\mathrm{RP}$.
- If a zero-crossing event with positive slope occurs and PZC is in the NEXT position, PP = PP + 1 .

NZC (Eh)
Description: NZC condition is valid if any triggered axis of the FSM processed data sample ( $\mathrm{X}, \mathrm{Y}, \mathrm{Z}, \mathrm{V}$ ) crossed the zero level, with a negative slope.

## Action:

- When a new sample set ( $\mathrm{X}, \mathrm{Y}, \mathrm{Z}, \mathrm{V}$ ) occurs, check the condition:
- If a zero-crossing event with negative slope occurs and NZC is in the RESET position, PP = RP.
- If a zero-crossing event with negative slope occurs and NZC is in the NEXT position, $\mathrm{PP}=\mathrm{PP}+1$.

CHKDT (Fh)
Description: CHKDT condition is valid if the result of the selected decision tree is the expected one. For additional information about how to properly configure the decision tree Interface refer to Section 7.8 MLC interface.
Action:

- When a new sample set ( $\mathrm{X}, \mathrm{Y}, \mathrm{Z}, \mathrm{V}$ ) occurs, then check the output of the selected decision tree; if the output is the expected one:
- If CHKDT is in the RESET position, $\mathrm{PP}=\mathrm{RP}$.
- If CHKDT is in the NEXT position, $\mathrm{PP}=\mathrm{PP}+1$.


### 8.2 Commands

Commands are used to modify the program behavior in terms of flow control, output, and synchronization.
Commands are immediately executed (no need for a new sample set). When a command is executed, the program pointer is set to the next line, which is immediately evaluated.
Some commands may need parameters that must be defined (through dedicated opcodes reporting the parameter value) just below the command opcode. Refer to the example below that shows three consecutive opcodes used to dynamically change the value of the "THRESH1" resource when the STHR1 command is executed:

- AAh (STHR1 command)
- $\quad \mathrm{CDh}\left(1^{\text {st }}\right.$ parameter)
- $\quad 3 \mathrm{Ch}$ (2 $2^{\text {nd }}$ parameter)

When the program pointer reaches the AAh (STHR1 command) state, the device recognizes that this is a command which requires two parameters: these three states are immediately executed without waiting for a new sample set. After the command execution is completed, the THRESH1 resource value is set to 3CCDh, equal to 1.2.

Table 7. List of commands

| Opcode | Mnemonic | Description | Parameter |
| :---: | :---: | :---: | :---: |
| 00h | STOP | Stop execution, and wait for a new start from reset pointer | None |
| 11h | CONT | Continues execution from reset pointer | None |
| 22h | CONTREL | Continues execution from reset pointer, resetting temporary mask | None |
| 33h | SRP | Set reset pointer to next address/state | None |
| 44h | CRP | Clear reset pointer to first program line | None |
| 55h | SETP | Set parameter in program memory | Byte 1: address Byte 2: value |
| B5h | SETR | Set device register value (ASC) or enable the FSM-triggered batching in FIFO of accelerometer channel 2 | Byte 1: address (ASC) or command (batching in FIFO) <br> Byte 2: value (ASC) or status (batching in FIFO) |
| 66h | SELMA | Select MASKA and TMASKA as current mask | None |
| 77h | SELMB | Select MASKB and TMASKB as current mask | None |
| 88h | SELMC | Select MASKC and TMASKC as current mask | None |
| 99h | OUTC | Write the temporary mask to output registers | None |
| AAh | STHR1 | Set new value to THRESH1 register | Byte 1: THRESH1 [LSB] <br> Byte 2: THRESH1 [MSB] |
| BBh | STHR2 | Set new value to THRESH2 register | Byte 1: THRESH2 [LSB] <br> Byte 2: THRESH2 [MSB] |
| CCh | SELTHR1 | Selects THRESH1 instead of THRESH3 | None |
| DDh | SELTHR3 | Selects THRESH3 instead of THRESH1 | None |
| FFh | REL | Reset temporary mask to default | None |
| 12h | SSIGN0 | Set UNSIGNED comparison mode | None |
| 13h | SSIGN1 | Set SIGNED comparison mode | None |
| 14h | SRTAMO | Do not reset temporary mask after a next condition true | None |
| 21h | SRTAM1 | Reset temporary mask after a next condition true | None |
| 23h | SINMUX | Set input multiplexer | Refer to Section 8.2.21 SINMUX (23h) for details about the parameters that are needed. |
| 24h | STIMER3 | Set new value to TIMER3 register | Byte 1: TI3 value |
| 31h | STIMER4 | Set new value to TIMER4 register | Byte 1: TI4 value |
| 34h | INCR | Increase long counter +1 and check long counter timeout | None |


| Opcode | Mnemonic | Description | Parameter |
| :---: | :---: | :--- | :--- |
| FDh | DECR | Decrease long counter -1 | None |
| F6h | RSTLC | Reset long counter | None |
| F7h | THRXYZ1 | Enable execution of multiple conditions without waiting for a sample set | None |
| F8h | THRXYZ0 | Disable execution of multiple conditions without waiting for a sample set | None |
|  |  |  | Byte 1: conditions |
| 41 h | JMP | Jump address for two Next conditions | Byte 2: reset jump address |
| 42 h | CANGLE | Clear angle | Byte 3: next jump address |
| 43 h | SMA | Set MASKA and TMASKA | Byte 1: MASKA value |
| DFh | SMB | Set MASKB and TMASKB | Byte 1: MASKB value |
| FEh | SMC | Set MASKC and TMASKC | Byte 1: MASKC value |
| $5 B h$ | SCTC0 | Clear time counter TC on next condition true | None |
| $7 C h$ | SCTC1 | Do not clear time counter TC on next condition true | None |
| C7h | UMSKIT | Unmask interrupt generation when setting OUTS | None |
| EFh | MSKITEQ | Mask interrupt generation when setting OUTS if OUTS does not change | None |
| F5h | MSKIT | Mask interrupt generation when setting OUTS | None |

### 8.2.1 STOP (00h)

Description: STOP command halts execution and waits for host restart. This command is used to control the end of the program.

Parameters: none
Actions:

- Outputs the resulting mask to OUTS $\mathrm{X}_{\mathrm{x}}$ register
- Generates interrupt (if enabled, according to the use of MSKIT / MSKITEQ / UMSKIT commands)
- Stops itself by setting the STOPDONE bit in the CONFIG_B byte of the [Fixed Data Section] to 1. The user should disable and enable the corresponding state machine bit in the FSM_ENABLE (46h) register to restart the program. In this case, the start routine is performed. For additional information about the start routine refer to Section 10 Start routine.


### 8.2.2 CONT (11h)

Description: CONT command loops execution to the reset point. This command is used to control the end of the program.
Parameters: none

## Actions:

- Outputs the resulting mask to the OUTS $\mathrm{O}_{\mathrm{x}}$ registers
- Generates interrupt (if enabled, accordingly with use of MSKIT / MSKITEQ / UMSKIT commands)
- $\quad \mathrm{PP}=\mathrm{RP}$

AN5882
Commands

### 8.2.3 CONTREL (22h)

Description: CONTREL command loops execution to the reset point. This command is used to control the end of the program. In addition, it resets the temporary mask value to its default value.
Parameters: none
Actions:

- Outputs the resulting mask to the OUTS ${ }_{x}$ registers
- Resets temporary mask to default value
- Generates interrupt (if enabled, according to the use of MSKIT / MSKITEQ / UMSKIT commands)
- $\quad \mathrm{PP}=\mathrm{RP}$
8.2.4 SRP (33h)

Description: SRP command sets the reset pointer to the next address/state. This command is used to modify the starting point of the program.
Parameters: none
Actions:

- $\quad \mathrm{RP}=\mathrm{PP}+1$
- $\quad \mathrm{PP}=\mathrm{PP}+1$


### 8.2.5 CRP (44h)

Description: CRP command clears the reset pointer to the start position (at the beginning of the program code). Parameters: none

Actions:

- $\quad \mathrm{RP}=$ beginning of program code
- $\quad \mathrm{PP}=\mathrm{PP}+1$

SETP (55h)
Description: SETP command allows the configuration of the state machine currently used to be modified. This command is used to modify a byte value at a desired address of the current state machine.
Parameters: two bytes

- $\quad 1^{\text {st }}$ parameter: address ( 8 bits) of the byte to be modified. This address is relative to the current state machine (address 00h refers to CONFIG_A byte).
- $\quad 2^{\text {nd }}$ parameter: new value (8 bits) to be written in the $1^{\text {st }}$ parameter address

Actions:

- byte value addressed by $1^{\text {st }}$ parameter $=2^{\text {nd }}$ parameter
- $\quad \mathrm{PP}=\mathrm{PP}+3$


### 8.2.7 SETR (B5h)

### 8.2.7.1 <br> ASC feature

Description: The SETR command is used to enable the adaptive self-configuration (ASC) feature, which allows the device to reconfigure itself without the intervention of the master. The list of registers, which can be written by the FSM, are listed in the tables below.

Table 8. ASC FSM main page registers

| Main page register | Register address (master) | Register address (FSM) |
| :--- | :---: | :---: |
| FIFO_CTRL1 | 07 h | 07 h |
| FIFO_CTRL2 | 08 h | 08 h |
| FIFO_CTRL3 | 09 h | 09 h |
| FIFO_CTRL4 | 0 Ah | $0 \mathrm{hh}^{(1)}$ |
| CTRL1 | 10 h | 10 h |
| CTRL2 | 11 h | 11 h |
| CTRL6 | 15 h | 15 h |
| CTRL7 | 16 h | 16 h |
| CTRL8 | 17 h | 17 h |
| CTRL9 | 18 h | 18 h |
| CTRL10 | 19 h | 19 h |

1. FIFO_MODE change not supported.

Table 9. ASC FSM embedded functions registers

| Embedded functions register | Register address (master) | Register address (FSM) |
| :--- | :---: | :---: |
| EMB_FUNC_EN_A | 04 h | $01 \mathrm{~h}^{(1)}$ |
| EMB_FUNC_EN_B | 05 h | $02 \mathrm{~h}^{(1)}$ |
| FSM_ENABLE | 46 h | $03 \mathrm{~h}^{(1)}$ |
| EMB_FUNC_FIFO_EN_A | 44 h | $05 \mathrm{~h}^{(1)}$ |
| EMB_FUNC_FIFO_EN_B | 45 h | $06 \mathrm{~h}^{(1)}$ |

1. Access to the embedded function registers is automatically handled by the FSM.

Write access to the above device registers is mutually exclusive: the FSM_WR_CTRL_EN bit of the FUNC_CFG_ACCESS (01h) register is used to give write capability of the above device registers to either the master or the FSM. After writing this bit, the controller change is confirmed through the assertion or deassertion of the FSM_WR_CTRL_STATUS bit of the CTRL_STATUS (1Ah) register as described below:

- FSM_WR_CTRL_STATUS equal to 0 : all the device registers are writable from the standard interface only.
- FSM_WR_CTRL_STATUS equal to 1: the above device registers are under FSM control and are in read-only mode from the standard interface.
Parameters: two bytes
- $\quad 1^{\text {st }}$ parameter: address ( 8 bits) of the register whose value is to be modified, referred to as the "Register address (FSM)" column of the above tables. If this parameter is equal to $0 \times 00$, the $2^{\text {nd }}$ parameter is used as a write bitmask for the first subsequent SETR command.
- $\quad 2^{\text {nd }}$ parameter: new value ( 8 bits) to be written in the $1^{\text {st }}$ parameter register address. If the $1^{\text {st }}$ parameter is $0 \times 00$, this parameter is used as a write bitmask for the first subsequent SETR command.
Actions:
- $\quad$ register value addressed by $1^{\text {st }}$ parameter $=2^{\text {nd }}$ parameter
- $\quad \mathrm{PP}=\mathrm{PP}+3$

AN5882
Commands

Note: $\quad$ The default write bitmask is 0xFF, which means that all bits are written. Setting a bitmask allows changing the value of specific bits of a register without changing the value of the other bits. For example, if the accelerometer ODR must be changed without changing the accelerometer power mode, two consecutive SETR commands must be performed as described below:

1. SETR $0 \times 000 \times 0 F$ (bitmask equal to $0 \times 0 F$ )
2. SETR $0 \times 100 \times 06$ (new accelerometer ODR equal to 120 Hz )

### 8.2.7.2 FSM-triggered batching in FIFO

Description: The SETR command can be used to enable batching the accelerometer channel 2 in FIFO when a specific motion pattern is detected by the FSM. This feature requires that the XL_DualC_BATCH_FROM_FSM bit of the FIFO_CTRL2 (08h) register be set to 1 . Once set, batching the accelerometer channel 2 in FIFO can be enabled/disabled using the SETR command as described below.
Parameters: two bytes

- $\quad 1^{\text {st }}$ parameter: $0 \times 32$
- $\quad 2^{\text {nd }}$ parameter: $0 \times 01$ (to enable batching in FIFO) or $0 \times 00$ (to disable batching in FIFO)

Actions:

- enable / disable batching the accelerometer channel 2 in FIFO
- $\quad \mathrm{PP}=\mathrm{PP}+3$


### 8.2.8 SELMA (66h)

Description: SELMA command sets MASKA / TMASKA as current mask.
Parameters: none
Actions:

- MASK_A is selected. It sets the SETTINGS(MASKSEL[1:0]) bits of the [Fixed Data Section] to 00.
- $\quad \mathrm{PP}=\mathrm{PP}+1$
8.2.9 SELMB (77h)

Description: SELMB command sets MASKB / TMASKB as current mask.
Parameters: none
Actions:

- MASK_B is selected. It sets the SETTINGS(MASKSEL[1:0]) bits of the [Fixed Data Section] to 01.
- $\quad \mathrm{PP}=\mathrm{PP}+1$
8.2.10 SELMC (88h)

Description: SELMC command sets MASKC / TMASKC as current mask.
Parameters: none
Actions:

- MASK_C is selected. It sets the SETTINGS(MASKSEL[1:0]) bits of the [Fixed Data Section] to 10.
- $\quad \mathrm{PP}=\mathrm{PP}+1$
8.2.11 OUTC (99h)

Description: OUTC stands for output command. This command is used to update the OUTS register value to the current temporary mask value and to generate an interrupt (if enabled).
Parameters: none
Actions:

- Updates the OUTS register of the current state machine to the selected temporary mask value
- Generates interrupt (if enabled, according to the use of the MSKIT / MSKITEQ / UMSKIT commands)
- $\quad \mathrm{PP}=\mathrm{PP}+1$

AN5882
Commands

### 8.2.12 STHR1 (AAh)

Description: STHR1 command sets the THRESH1 value to a new desired value. THRESH1 is a half floating-point (16 bits) number.
Parameters: two bytes

- $\quad 1^{\text {st }}$ parameter: THRESH1 LSB value (8 bits)
- $\quad 2^{\text {nd }}$ parameter: THRESH1 MSB value (8 bits)

Actions:

- Sets new value for THRESH1
- $\quad \mathrm{PP}=\mathrm{PP}+3$


## STHR2 (BBh)

Description: STHR2 command sets the THRESH2 value to a new desired value. THRESH2 is a half floating-point (16 bits) number.
Parameters: two bytes

- $\quad 1^{\text {st }}$ parameter: THRESH2 LSB value (8 bits)
- $\quad 2^{\text {nd }}$ parameter: THRESH2 MSB value (8 bits)

Actions:

- Sets new value for THRESH2
- $\quad \mathrm{PP}=\mathrm{PP}+3$


## SELTHR1 (CCh)

Description: after executing the SELTHR1 command, the THRESH1 value is used instead of the THRESH3 value when the GNTH1, LNTH1, GLTH1, LLTH1, GRTH1, LRTH1 conditions are performed.
Parameters: none
Actions:

- Selects THRESH1 instead of THRESH3. It sets the SETTINGS(THRS3SEL) bit of the [Fixed Data Section] to 0 .
- $\quad \mathrm{PP}=\mathrm{PP}+1$


## SELTHR3 (DDh)

Description: after executing the SELTHR3 command, the THRESH3 value is used instead of the THRESH1 value when the GNTH1, LNTH1, GLTH1, LLTH1, GRTH1, LRTH1 conditions are performed.
Parameters: none
Actions:

- Selects THRESH3 instead of THRESH1. It sets the SETTINGS(THRS3SEL) bit of the [Fixed Data Section] to 1 .
- $\quad \mathrm{PP}=\mathrm{PP}+1$


## REL (FFh)

Description: REL command releases the temporary axis mask information.
Parameters: none
Actions:

- Resets current temporary masks to the default value
- $\quad \mathrm{PP}=\mathrm{PP}+1$

AN5882
Commands
8.2.17 SSIGNO (12h)

Description: SSIGN0 command sets the comparison mode to "unsigned".
Parameters: none
Actions:

- Sets comparison mode to "unsigned". It sets the SETTINGS(SIGNED) bit of the [Fixed Data Section] to 0 .
- $\quad \mathrm{PP}=\mathrm{PP}+1$

SSIGN1 (13h)
Description: SSIGN1 command sets the comparison mode to "signed" (default behavior).
Parameters: none
Actions:

- Sets comparison mode to "signed". It sets the SETTINGS(SIGNED) bit of the [Fixed Data Section] to 1.
- $\quad \mathrm{PP}=\mathrm{PP}+1$


## SRTAM0 (14h)

Description: SRTAMO command is used to preserve the temporary mask value when a NEXT condition is true (default behavior).
Parameters: none
Actions:

- Temporary axis mask value does not change after valid NEXT condition. It sets the SETTINGS(R_TAM) bit of the [Fixed Data Section] to 0 .
- $\quad \mathrm{PP}=\mathrm{PP}+1$


## SRTAM1 (21h)

Description: SRTAM1 command is used to reset the temporary mask when a NEXT condition is true.
Parameters: none
Actions:

- Temporary axis mask value is reset after valid NEXT condition. It sets the SETTINGS(R_TAM) bit of the [Fixed Data Section] to 1.
- $\quad \mathrm{PP}=\mathrm{PP}+1$


## SINMUX (23h)

Description: SINMUX command is used to change the input source for the current state machine. If the SINMUX command is not performed, the accelerometer signal is automatically selected as the default input source.
The standard SINMUX command can be also used to select the MLC filtered data; for this purpose, the MLC filter structure has to be configured as below:

- The first MLC filter $\left[F_{x} F_{y} F_{z} F_{V}{ }^{(2)}\right]$ has to be applied to the sensor axes.
- The second MLC filter $\left[000 \mathrm{G}_{\mathrm{v}}{ }^{(3)}\right.$ ] has to be applied to the sensor norm.
- The third MLC filter $\left[H_{x} H_{y} H_{z} H_{v}{ }^{(2)}\right]$ has to be applied to the sensor axes.
- The fourth MLC filter $\left[000 \mathrm{~J}_{\mathrm{v}}{ }^{(3)}\right]$ has to be applied to the sensor norm.

The above requirement for the order and type (axes or norm) of the MLC filters can be overcome by using the extended sinmux feature, which allows getting any of the MLC filtered data.
Note: In case the user just needs to apply two filters to the sensor axes (filters on the sensor norm are not needed), it is necessary to configure also the second MLC filter on the sensor norm even if it is not used. Furthermore, in case the user just needs to apply two filters to the sensor norm (filters on the sensor axes are not needed), it is necessary to configure all four MLC filters as described above.
In addition, the extended sinmux feature allows using the SINMUX command to select the long counter value or any computed MLC filter or feature.

Parameters: three bytes if the $1^{\text {st }}$ parameter is equal to 9 , otherwise one byte.

- $\quad 1^{\text {st }}$ parameter: value to select input source:

0 : accelerometer $\left[a_{x} a_{y} a_{z} a_{v}\right]$
1: gyroscope [ $g_{x} g_{y} g_{z} g_{v}$ ]
2: external sensor [ $m_{x} m_{y} m_{z} m_{v}$ ]
3: first filtered signal from the machine learning core ${ }^{(1)}\left[F_{x} F_{y} F_{z} F_{v}{ }^{(2)}\right]$
4: third filtered signal from the machine learning core ${ }^{(1)}\left[H_{x} H_{y} H_{z} H_{v}{ }^{(2)}\right]$
5: second filtered signal norm from the machine learning core ${ }^{(1)}\left[000 G_{v}{ }^{(3)}\right]$
6: fourth filtered signal norm from the machine learning core ${ }^{(1)}\left[000 J_{\mathrm{V}}{ }^{(3)}\right]$
7: integrated gyroscope signal [ $\left.\mathrm{d}_{\mathrm{x}} \mathrm{d}_{\mathrm{y}} \mathrm{d}_{\mathrm{z}} \mathrm{d}_{\mathrm{v}}\right]$
8: long counter value [LC $\mathrm{C}_{\mathrm{x}} 000$ ]
9: any filter or feature from the machine learning core $\left[K_{x} K_{y} K_{z} K_{v}\right]$. The filter or the feature is selected through the $2^{\text {nd }}$ and $3^{\text {rd }}$ parameters

- $\quad 2^{\text {nd }}$ parameter (needed only if the $1^{\text {st }}$ parameter is equal to 9 ): MLC filter or feature IDENTIFIER[7:0]
- $\quad 3^{\text {rd }}$ parameter (needed only if the $1^{\text {st }}$ parameter is equal to 9 ): MLC filter or feature IDENTIFIER[15:8]

Identifiers for filters and features are indicated in the configuration file generated by STMicroelectronics tools when configuring the MLC as indicated in the figure below.

Figure 13. MLC identifiers for filters and features

```
-- <MLCl_SRC>DT1,0='negative',4='positive'
```

```
-- FILTER IIRI ACC X -> 023Ch
```

-- FILTER_IIR1_ACC_Y $->023 E h$
-- FILTER_IIR1_ACC_Z -> 0240h
-- Fl_MEAN_on_ACC_X $->0242 \mathrm{~h}$
-- F2 MEAN on ACC Y $->0244 \mathrm{~h}$
-- F3 MEAN on ACC $Z->0246 \mathrm{~h}$

Note: $\quad$ The Qvar sensor is processed as an external sensor by using the SINMUX 2 command. In this case, the mask value to be used during a Qvar data value comparison can be 0x80 (corresponding to $+X$ axis) or 0x40 (corresponding to $-X$ axis).
Note: $\quad$ When a filter on the axes is intended to be selected through the SINMUX 9 command, it is recommended to configure the IDENTIFIER related to the filtered X-axis. In this case, the mask value during a comparison follows the normal order of the axes.

Note: $\quad$ The mask value to be used during a long counter value comparison is $0 \times 80$ (corresponding to $+X$ axis), and the threshold is interpreted as an unsigned 15-bit value.

Note: $\quad$ The mask value to be used during a filter on the norm or a feature value comparison is $0 \times 80$ (corresponding to +X axis) or 0x40 (corresponding to -X axis).
Actions:

- Selects input signal accordingly with set parameter. It configures the SETTINGS(IN_SEL[2:0]) bits of the [Fixed Data Section] and the EXT_SINMUX(IN_SEL[3]) bit of the [Variable Data Section] according to the selected input source signal.
- If the $1^{\text {st }}$ parameter is equal to $9, \mathrm{PP}+4$; otherwise, $\mathrm{PP}+2$.
${ }^{(1)}$ Filter type could be HP / LP / IIR1 / IIR2 depending on the machine learning core configuration.
${ }^{(2)} F_{v} / H_{v} / K_{v}$ is internally computed by the FSM starting from $F_{x}, F_{y}, F_{z} / H_{x}, H_{y}, H_{z} / K_{x}, K_{y}, K_{z}$ filtered data values provided by the MLC.
${ }^{(3)} \mathrm{G}_{\mathrm{V}} / J_{\mathrm{V}}$ is provided by the MLC.

AN5882

STIMER3 (24h)
Description: STIMER3 command is used to set a new value for TIMER3.
Parameters: one byte

- $\quad 1^{\text {st }}$ parameter: new TIMER3 value

Actions:

- Sets new TIMER3 value
- $\quad \mathrm{PP}=\mathrm{PP}+2$


## STIMER4 (31h)

Description: STIMER4 command is used to set a new value for TIMER4.
Parameters: one byte

- $\quad 1^{\text {st }}$ parameter: new TIMER4 value

Actions:

- $\quad$ Sets new TIMER4 value
- $\quad \mathrm{PP}=\mathrm{PP}+2$

INCR (34h)
Description: INCR command is used to increase the long counter value by one. The long counter value is stored in the FSM_LONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h) embedded functions registers, and is clamped to the long counter timeout value stored into the FSM_LC_TIMEOUT_L (7Ah) and FSM_LC_TIMEOUT_H (7Bh) embedded advanced features registers. An interrupt is generated when the long counter value is equal to the long counter timeout value. Details about the FSM long counter interrupt are available in Section 4 FSM interrupt status and signal.
Parameters: none
Actions:

- Increase the long counter value by one, and generate an interrupt if the long counter value is equal to the long counter timeout value.
- $\quad \mathrm{PP}=\mathrm{PP}+1$


## DECR (FDh)

Description: DECR command is used to decrease the long counter value by one. The long counter value is stored in the FSM_LONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h) embedded functions registers, and is clamped to zero.
Parameters: none
Actions:

- Decrease the long counter value by one.
- $\quad \mathrm{PP}=\mathrm{PP}+1$


## RSTLC (F6h)

Description: RSTLC command is used to reset the long counter value. The long counter value is stored in the FSM_LONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h) embedded functions registers.
Parameters: none
Actions:

- Reset the long counter value.
- $\quad \mathrm{PP}=\mathrm{PP}+1$

AN5882
Commands

## THRXYZ1 (F7h)

Description: THRXYZ1 command is used to enable the mode where multiple conditions are executed on the same data sample. When this mode is enabled, the FSM executes all the conditions using the same data sample until a THRXYZ0 command is performed. All the instructions between the THRXYZ1 and THRXYZ0 commands can be considered as a single instruction. In this case, the commands and conditions affect the program flow as described below:

- If the current state is a command, it is immediately executed.
- If the current state is a condition:
- If the RESET condition is true, the program pointer is set to the RP, and the THRXYZ1 bit of the EXT_SINMUX byte of the [Variable Data Section] is set to 0 to restore the default condition execution mode (refer to the THRXYZO command). The new state is executed when the next data sample is processed.
- If the NEXT condition is true, the program pointer is set to the next state, which is immediately executed.
- If the NEXT condition is false, the program pointer is set to the address of the THRXYZ1 command, and the FSM evaluates again the instructions between the THRXYZ1 and the THRXYZ0 commands when the next data sample is processed.
During the enablement of this mode, there are some considerations that must be considered.
- One timer only in SCTC1 mode can be used.
- If more than one OUTC command is issued before reaching the THRXYZO command, the OUTS register will contain only the information related to the result of the last performed condition.
- The JMP and SRP commands are not supported.
- The SINMUX 0 command is not supported and must be replaced with a SINMUX 9 01D4h command, which means setting the IDENTIFIER[7:0] parameter equal to D4h and the IDENTIFIER[15:8] parameter equal to 01 h .
Parameters: none
Actions:
- Set the THRXYZ1 bit of the EXT_SINMUX byte of the [Variable Data Section] to 1.
- $\quad \mathrm{PP}=\mathrm{PP}+1$


## THRXYZO (F8h)

Description: THRXYZO command is used to restore the default mode where each condition is executed on one data sample only. In this case, the commands and conditions affect the program flow as described below:

- If the current state is a command, it is immediately executed.
- If the current state is a condition:
- If the RESET condition is true, the program pointer is set to the RP. The new state is executed when the next data sample is processed.
- If the NEXT condition is true, the program pointer is set to the next state. The new state is executed when the next data sample is processed.
- If both the RESET and NEXT conditions are false, the PP is not changed. This condition is evaluated again when the next data sample is processed.
Parameters: none
Actions:
- Set the THRXYZ1 bit of the EXT_SINMUX byte of the [Variable Data Section] to 0.
- $\quad \mathrm{PP}=\mathrm{PP}+1$

JMP (41h)
Description: JMP command is a special command characterized by a NEXT1 | NEXT2 condition, with two different jump addresses.
Parameters: three bytes

- $\quad 1^{\text {st }}$ parameter: NEXT1 | NEXT2 condition
- $\quad 2^{\text {nd }}$ parameter: jump address if NEXT1 condition is true
- $\quad 3^{\text {rd }}$ parameter: jump address if NEXT2 condition is true

The NEXT1 condition is evaluated before the NEXT2 condition. Jump addresses are relative to the current state machine (address 00h refers to the CONFIG_A byte).
Actions:

- It sets to 1 the JMP bit in the CONFIG_B byte of the [Fixed Data Section]. Evaluates the NEXT1 | NEXT2 condition:
- If the NEXT1 condition is true, $\mathrm{PP}=2^{\text {nd }}$ parameter address.
- Else if the NEXT2 condition is true, $\mathrm{PP}=3^{\text {rd }}$ parameter address.
- Else waits for a new sample set and evaluates again the NEXT1 | NEXT2 condition.

CANGLE (42h)
Description: CANGLE command is used to clear integrated gyroscope values. If this command is performed, integrated angle values are no longer cleared when a next condition is true (default behavior), except in the following cases:

- every time a CANGLE command is performed (when a new sample arrives)
- if a reset condition is true

Parameters: none
Actions:

- Clear angle values
- $\quad \mathrm{PP}=\mathrm{PP}+1$

SMA (43h)
Description: SMA command is used to set a new value for MASKA and TMASKA.
Parameters: one byte

- $\quad 1^{\text {st }}$ parameter: new MASKA and TMASKA value

Actions:

- Set new MASKA and TMASKA value
- $\quad \mathrm{PP}=\mathrm{PP}+2$


## SMB (DFh)

Description: SMB command is used to set a new value for MASKB and TMASKB.
Parameters: one byte

- $\quad 1^{\text {st }}$ parameter: new MASKB and TMASKB value

Actions:

- Set new MASKB and TMASKB value
- $\quad \mathrm{PP}=\mathrm{PP}+2$

AN5882

### 8.2.33 SMC (FEh)

Description: SMC command is used to set a new value for MASKC and TMASKC.
Parameters: one byte

- $\quad 1^{\text {st }}$ parameter: new MASKC and TMASKC value

Actions:

- $\quad$ Set new MASKC and TMASKC value
- $\quad \mathrm{PP}=\mathrm{PP}+2$


### 8.2.34 SCTCO (5Bh)

Description: SCTCO command is used to reset the TC byte (time counter) when a NEXT condition is true (default behavior)
Parameters: none
Actions:

- TC (time counter) byte value is reset after valid NEXT condition.
- $\quad \mathrm{PP}=\mathrm{PP}+1$


### 8.2.35 SCTC1 (7Ch)

Description: SCTC1 command is used to preserve the TC byte (time counter) when a NEXT condition is true.
Parameters: none
Actions:

- TC (time counter) byte value does not change after valid NEXT condition.
- $\quad \mathrm{PP}=\mathrm{PP}+1$

UMSKIT (C7h)
Description: UMSKIT command is used to unmask interrupt generation when the OUTS register value is updated (default behavior). Refer to the OUTC / CONT / CONTREL commands for more details about interrupt generation. Parameters: none
Actions:

- Unmask interrupt generation when setting the OUTS register.
- $\mathrm{PP}=\mathrm{PP}+1$


## MSKITEQ (EFh)

Description: MSKITEQ command is used to mask interrupt generation when the OUTS register value is updated but its value does not change (temporary mask value is equal to current OUTS register value). Refer to the OUTC / CONT / CONTREL commands for more details about interrupt generation.
Parameters: none
Actions:

- Mask interrupt generation when setting the OUTS register if OUTS does not change.
- $\quad \mathrm{PP}=\mathrm{PP}+1$

MSKIT (F5h)
Description: MSKIT command is used to mask interrupt generation when the OUTS register value is updated. Refer to the OUTC / CONT / CONTREL commands for more details about interrupt generation.
Parameters: none
Actions:

- Mask interrupt generation when setting the OUTS register.
- $\quad \mathrm{PP}=\mathrm{PP}+1$


## $9 \quad$ FSM configuration example

This section contains an example that explains all write operations that have to be done in order to configure the LSM6DSV16X FSM. A few steps have to be followed:

- Configure the FSM registers inside the embedded function registers set.
- Configure the FSM registers inside the embedded advanced features registers set.
- Configure the LSM6DSV16X sensor (accelerometer and / or gyroscope).

In this example, two simple programs are configured:

- PROGRAM 1: wrist tilt (around the x-axis) algorithm, routed to the INT1 pin
- PROGRAM 2: wake-up algorithm, routed to the INT2 pin

Both algorithms are intended to use accelerometer data only at a sample rate of 30 Hz .
Refer to the figure below for details about the [Program Data Section] and the [Instructions Section].

Figure 14. FSM configuration example

|  | PAGE - ADDRESS | NAME | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4-00h | CONFIG A | 01 (1 threshold) |  | 01 (1 mask) |  | 00 |  | 01 (1 short timer) |  |
|  | 4-01h | CONFIG B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | 4-02h | SIZE | 10h (16 bytes) |  |  |  |  |  |  |  |
|  | 4-03h | SETTINGS | 00 |  | 0 | 0 | 0 | 00 |  |  |
|  | 4-04h | RESET POINTER | 00h |  |  |  |  |  |  |  |
| $\sigma$ | 4-05h | PROGRAM POINTER | 00h |  |  |  |  |  |  |  |
| $\geq$ | 4-06h |  | B7AEh (-0.480) |  |  |  |  |  |  |  |
| $\therefore$ | 4-07h | SH |  |  |  |  |  |  |  |  |
| $\stackrel{\square}{1}$ | 4-08h | MASKA | 80h (+X) |  |  |  |  |  |  |  |
| $\cong$ | 4-09h | TMASKA | 00h |  |  |  |  |  |  |  |
| - | 4-0Ah | TC | 00h |  |  |  |  |  |  |  |
|  | 4-0Bh | TIMER3 | 10h (16 samples) |  |  |  |  |  |  |  |
|  | 4-0Ch | GNTH1 \| TI3 | 53h |  |  |  |  |  |  |  |
|  | 4 - 0Dh | OUTC | 99h |  |  |  |  |  |  |  |
|  | 4 - OEh | GNTH1 \| NOP | 50h |  |  |  |  |  |  |  |
|  | 4 - OFh | STOP | 00h |  |  |  |  |  |  |  |
|  | 4-10h | CONFIG A | 01 (1 threshold) |  | 01 (1 mask) |  | 00 |  | 00 |  |
|  | 4-11h | CONFIG B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | 4-12h | SIZE | OCh (12 bytes) |  |  |  |  |  |  |  |
| N | 4-13h | SETTINGS |  | 00 | 0 | 0 | 0 |  | 00 |  |
| $\Sigma$ | 4-14h | RESET POINTER | 00h |  |  |  |  |  |  |  |
| $\stackrel{\square}{8}$ | 4-15h | PROGRAM POINTER | 00h |  |  |  |  |  |  |  |
| $\stackrel{\square}{1}$ | 4-16h |  | 3C66h (1.100) |  |  |  |  |  |  |  |
| $\bigcirc$ | 4-17h | THRESH1 |  |  |  |  |  |  |  |  |
| - | 4-18h | MASKA | 02h ( +V ) |  |  |  |  |  |  |  |
|  | 4-19h | TMASKA | 00h |  |  |  |  |  |  |  |
|  | 4-1Ah | NOP \| GNTH1 | 05h |  |  |  |  |  |  |  |
|  | 4-1Bh | CONTREL | 22h |  |  |  |  |  |  |  |

The FSM configuration has to be performed with both accelerometer and gyroscope sensors in power-down mode. Refer to the following script for the complete device configuration:

1. Write 00 h to register 10 h
2. Write 00 h to register 11 h
3. Write 80 h to register 01 h
4. Write 01 h to register 05 h
// Set accelerometer sensor in power-down mode
// Set gyroscope sensor in power-down mode
// Enable access to embedded function registers
// EMB_FUNC_EN_B(FSM_EN) = 1
5. Write 4Bh to register 5Fh
6. Write 03 h to register 46 h
7. Write 01 h to register 0 Bh
8. Write 02h to register 0Fh
9. Write 40 h to register 17 h
10. Write 11 h to register 02 h
11. Write 7Ah to register 08h
12. Write 00h to register 09h
13. Write 00 h to register 09 h
14. Write 02h to register 09h
15. Write 02h to register 09h
16. Write 00 h to register 09 h
17. Write 04h to register 09h
18. Write 41 h to register 02 h
19. Write 00 h to register 08 h
20. Write 51 h to register 09 h
21. Write 00h to register 09h
22. Write 10 h to register 09 h
23. Write 00h to register 09h
24. Write 00h to register 09h
25. Write 00 h to register 09 h
26. Write AEh to register 09h
27. Write B7h to register 09h
28. Write 80h to register 09h
29. Write 00h to register 09h
30. Write 00h to register 09h
31. Write 10 h to register 09h
32. Write 53 h to register 09h
33. Write 99 h to register 09h
34. Write 50h to register 09h
35. Write 00h to register 09h
36. Write 50h to register 09h
37. Write 00h to register 09h
38. Write 0Ch to register 09h
39. Write 00h to register 09h
40. Write 00h to register 09h
41. Write 00 h to register 09 h
42. Write 66h to register 09h
43. Write 3Ch to register 09h
44. Write 02 h to register 09 h
45. Write 00h to register 09h
46. Write 05h to register 09h
47. Write 22 h to register 09 h
48. Write 01 h to register 02 h
// FSM ODR[2:0] = $001(30 \mathrm{~Hz})$
// FSM_ENABLE $=03 \mathrm{~h}$
// FSM_INT1 = 01h
// FSM_INT2 = 02h
// PAGE_RW: enable write operation
// Enable access to embedded advanced features registers, PAGE_SEL = 1
// PAGE_ADDRESS = 7Ah
// Write 00h to register FSM_LONG_COUNTER_L
// Write 00h to register FSM_LONG_COUNTER_H
// Write 02h to register FSM_PROGRAMS
// Dummy write in order to increment the write address
// Write 00h to register FSM_START_ADDRESS_L
// Write 04h to register FSM_START_ADDRESS_H
// PAGE_SEL = 4
// PAGE_ADDRESS $=00 \mathrm{~h}$
// CONFIG_A
// CONFIG_B
// SIZE
// SETTINGS
// RESET POINTER
// PROGRAM POINTER
// THRESH1 LSB
// THRESH1 MSB
// MASKA
// TMASKA
// TC
// TIMER3
// GNTH1 | TI3
// OUTC
// GNTH1 | NOP
// STOP (mandatory for having even SIZE bytes)
// CONFIG A
// CONFIG_B
// SIZE
// SETTINGS
// RESET POINTER
// PROGRAM POINTER
// THRESH1 LSB
// THRESH1 MSB
// MASKA
// TMASKA
// NOP | GNTH1
// CONTREL
// Disable access to embedded advanced features registers, PAGE_SEL = 0
49. Write 00h to register 17 h
50. Write 00h to register 01h
51. Write 02h to register 5Eh
52. Write 02h to register 5Fh
53. Write 04 h to register 10 h
// PAGE_RW: disable write operation
// Disable access to embedded function registers
// MD1_CFG(INT1_EMB_FUNC) = 1
// MD2_CFG(INT2_EMB_FUNC) = 1
// CTRL1 $=04 \mathrm{~h}(30 \mathrm{~Hz})$

AN5882

## 10 Start routine

When the FSM is enabled, a start routine is automatically executed. The routine is executed if the PROGRAM POINTER byte is set to 0 and it performs the following tasks:

- The STOPDONE and the JMP bits in the CONFIG_B byte are reset.
- The PP and RP pointers are initialized to the first line of code.
- The SETTINGS field is initialized with the default value $0 \times 20$, which means:
- MASKSEL = 00
- $\quad$ SIGNED = 1
- R TAM = 0
- THRS3SEL = 0
- IN_SEL = 000
- The associated output register OUTS is cleared.
- Assign to all declared temporary masks the value of the corresponding original mask ( TMASK $_{x}=$ MASK $_{x}$ ).
- If timers are declared, the time counter is initialized to $0(T C=0)$.
- If decimation is declared, the decimation counter is initialized with the programmed decimation time value (DESC = DEST).
- If the previous axis sign resource is declared, it is initialized to 0 ( $\mathrm{PAS}=0$ ).
- If the gyroscope angle computation is declared, the four angles are initialized to 0 ( $\mathrm{DX}=\mathrm{DY}=\mathrm{DZ}=\mathrm{DV}=$ 0 ).

When the start routine is performed, the program always restarts from a known state, independently of the way it was stopped. However, it should be noted that the default mode implies:

- MASKA selected as running mask (MASKSEL $=00$ )
- $\quad$ Signed comparison mode (SIGNED = 1)
- Do not release temporary mask after a next condition is true ( $R$ _TAM = 0)
- Threshold1 selected instead of threshold3 for comparisons (THRS3SEL = 0)
- Input multiplexer set to select accelerometer data (IN_SEL = 000)


## 11 Examples of state machine configurations

### 11.1 Toggle

Toggle is a simple state machine configuration that generates an interrupt every n sample.
The idea is to use a timer to count n samples.

Figure 15. Toggle state machine example

| BYTE \# | NAME | 7 |  | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OOh | CONFIG A | 00 |  |  | 00 |  | 00 |  | 01 (1 short timer) |  |
| 01h | CONFIG B | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 02h | SIZE | OAh (10 bytes) |  |  |  |  |  |  |  |  |
| 03h | SETTINGS | 00 |  |  | 0 | 0 | 0 |  | 00 |  |
| 04h | RESET POINTER | 00h |  |  |  |  |  |  |  |  |
| 05h | PROGRAM POINTER | 00h |  |  |  |  |  |  |  |  |
| 06h | TC | 00h |  |  |  |  |  |  |  |  |
| 07h | TIMER3 | 10h (16 samples) |  |  |  |  |  |  |  |  |
| 08h | NOP \| TI3 | 03h |  |  |  |  |  |  |  |  |
| 09h | CONTREL | 22h |  |  |  |  |  |  |  |  |

## Instructions section description

$\mathbf{P P}=\mathbf{0 8}$ : the first time this state is reached, $\mathrm{TC}=\mathrm{TI} 3$. Each time a new sample set is generated, the TC byte is decreased by one. When TC = 0, PP = PP + 1 .
$\mathbf{P P}=09 \mathrm{~h}$ : CONTREL command is performed without needing a sample set. This generates an interrupt and resets the program ( $P P=R P=08 h$ ).
In the example, the interrupt is generated every 16 samples. TI3 can be configured in order to get the desired toggle period, which depends on the configured FSM_ODR.

AN5882

### 11.2 Adaptive self-configuration (ASC)

This example shows how to use the ASC feature to reconfigure the device based on a specific motion event.
The program below starts configuring the accelerometer in low-power mode at 30 Hz and the gyroscope in power-down mode. When a wake-up event is detected, both the sensors are configured in high-performance mode at 120 Hz . If stationary for a while, the accelerometer is set back to low-power mode at 30 Hz and the gyroscope is set back to power-down mode.

Figure 16. ASC state machine example

| BYTE \# | NAME | 7 | 6 | 5 | 4 |  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00h | CONFIG A | 01 (1 threshold) |  | 01 (1 mask) |  |  | 0 |  | 01 (1 short timer) |  |
| 01h | CONFIG B | 0 | 0 | 0 | 1 |  | 0 | 0 | 0 | 0 |
| 02h | SIZE | 20h (32 bytes) |  |  |  |  |  |  |  |  |
| 03h | SETTINGS |  | 0 | 0 | 0 |  | 0 |  | 0 |  |
| 04h | RESET POINTER | 00h |  |  |  |  |  |  |  |  |
| 05h | PROGRAM POINTER | 00h |  |  |  |  |  |  |  |  |
| 06h | THRESH1 | 3C66h (1.100) |  |  |  |  |  |  |  |  |
| 07h |  |  |  |  |  |  |  |  |  |  |
| 08h | MASKA | 02h ( +V ) |  |  |  |  |  |  |  |  |
| 09h | TMASKA | 00h |  |  |  |  |  |  |  |  |
| OAh | TC | 00h |  |  |  |  |  |  |  |  |
| OBh | TIMER3 | 78h (120 samples) |  |  |  |  |  |  |  |  |
| OCh | PAS | 00h |  |  |  |  |  |  |  |  |
| ODh | MSKIT | F5h |  |  |  |  |  |  |  |  |
| OEh | SETR | B5h |  |  |  |  |  |  |  |  |
| OFh | 10h | 10h |  |  |  |  |  |  |  |  |
| 10h | 63h | 63h |  |  |  |  |  |  |  |  |
| 11h | SETR | B5h |  |  |  |  |  |  |  |  |
| 12h | 11h | 11h |  |  |  |  |  |  |  |  |
| 13h | 00h | 10h |  |  |  |  |  |  |  |  |
| 14h | NOP \| GNTH1 | 05h |  |  |  |  |  |  |  |  |
| 15h | SETR | B5h |  |  |  |  |  |  |  |  |
| 16h | 10h | 10h |  |  |  |  |  |  |  |  |
| 17h | 06h | 06h |  |  |  |  |  |  |  |  |
| 18h | SETR | B5h |  |  |  |  |  |  |  |  |
| 19h | 11h | 11h |  |  |  |  |  |  |  |  |
| 1Ah | 06h | 06h |  |  |  |  |  |  |  |  |
| 1Bh | SRP | 33h |  |  |  |  |  |  |  |  |
| 1Ch | GNTH1 \| TI3 | 53h |  |  |  |  |  |  |  |  |
| 1Dh | CRP | 44h |  |  |  |  |  |  |  |  |
| 1Eh | CONTREL | 22h |  |  |  |  |  |  |  |  |
| 1Fh | STOP | 00h |  |  |  |  |  |  |  |  |

## Instructions section description

$\mathbf{P P}=\mathbf{0 D h}$ : MSKIT command is performed without needing a sample set. The MSKIT bit in the PAS byte is set to 1. $P P=P P+1$.
$\mathbf{P P}=\mathbf{0 E h}:$ SETR command is performed without needing a sample set. The register 10 h is set to 63 h (the accelerometer sensor is configured in low-power mode at 30 Hz ). $\mathrm{PP}=\mathrm{PP}+3$.
$P P=11 \mathrm{~h}:$ SETR command is performed without needing a sample set. The register 11 h is set to 00 h (the gyroscope sensor is configured in power-down mode). $\mathrm{PP}=\mathrm{PP}+3$.
$\mathbf{P P}=14 \mathrm{~h}$ : this condition is evaluated each time a new sample is generated. If the vector (magnitude) of the acceleration signal is greater than THRESH1, PP = PP +1 .
$\mathbf{P P}=15 \mathrm{~h}:$ SETR command is performed without needing a sample set. The register 10 h is set to 06 h (the accelerometer sensor is configured in high-performance power mode at 120 Hz ). $\mathrm{PP}=\mathrm{PP}+3$.
$P P=18 \mathrm{~h}$ : SETR command is performed without needing a sample set. The register 11 h is set to 06 h (the gyroscope sensor is configured in high-performance mode at 120 Hz$) . \mathrm{PP}=\mathrm{PP}+3$.
$\mathbf{P P}=1 \mathrm{Bh}:$ SRP command is performed without needing a sample set. The RESET POINTER is set to the next state, $1 \mathrm{Ch} . \mathrm{PP}=\mathrm{PP}+1$.
$P P=1 C h$ : this condition is evaluated each time a new sample is generated. If the vector (magnitude) of the acceleration signal is greater than THRESH1, then PP = RP, and TC is set to TI3. If the vector (magnitude) of the acceleration signal is lower than THRESH1 for TI3 consecutive samples, $\mathrm{PP}=\mathrm{PP}+1$.
PP = 1Dh: CRP command is performed without needing a sample set. The RESET POINTER is set to its default value, $0 D h . P P=P P+1$.
$P P=1 E h:$ CONTREL command is performed without needing a sample set. This does not generate an interrupt due to the execution of the MSKIT command and resets the program. $\mathrm{PP}=\mathrm{RP}=0 \mathrm{Dh}$.
In the example, the wake-up threshold is 1.1 g , and the timer is 120 samples (which means 1 s ).

AN5882
Free-fall

### 11.3 Free-fall

This feature is used to detect when a system is dropping (for example, to protect data on the hard drive). If the object is in free-fall, the acceleration on the X-axis, Y-axis, and Z-axis goes to zero.
To implement this function, acceleration on all axes should be less than a configured threshold, for a minimum configured duration. When this condition is detected, an interrupt is generated.

Figure 17. Free-fall state machine example


## Instructions section description

$\mathbf{P P}=\mathbf{0 C h}$ : SSIGNO command is performed without needing a sample set. The SIGNED bit of the SETTINGS byte is set to 0 , indicating that unsigned comparison mode was set. PP = PP + 1 .
$\mathbf{P P}=\mathbf{0 D h}$ : SRP command is performed without the need of a sample set. The RESET POINTER is set to the next state, 0Eh. PP = PP + 1 .
$\mathbf{P P}=\mathbf{0 E h}$ : if the acceleration on one axis is greater than THRESH1, then PP = RP. If acceleration on all axes is lower than THRESH1 for three consecutives samples, then the $P P$ is increased ( $P P=P P+1$ ).
$\mathbf{P P}=\mathbf{0 F h}$ : OUTC command is performed without needing a sample set. This generates an interrupt and increases the $P P(P P=P P+1)$.
$P P=10 \mathrm{~h}$ : if acceleration on one axis is greater than THRESH1, then $P P=R P$. This means that the device is no longer in free-fall, so the program has to be reset.
In the example, the free-fall threshold is set to 0.3 g and the free-fall duration is set to three samples.
Note: $\quad$ Free-fall duration is strictly related to FSM_ODR. For example, if FSM_ODR is set to 30 Hz , the free-fall duration is $\sim 100 \mathrm{~ms}$ (three samples at 30 Hz ).

AN5882

### 11.4 Decision tree interface

This example shows how to use the decision tree interface with the FSM. It is assumed that the machine learning core is configured as below:

- Decision tree number 0 (the first one) implements an activity recognition algorithm able to detect three user activities (classes): stationary, walking, and running.
- An output value is associated to each recognized activity:
- Stationary output is 0 .
- Walking output is 1.
- Running output is 2 .
- The window length for the features calculation is 2 seconds ( 60 samples having an ODR equal to 30 Hz )

The FSM implements a simple wakeup algorithm that is enabled after the output of the decision tree is equal to stationary. In this case, if the device starts moving again, a wake-up interrupt is generated by the FSM.

Figure 18. Decision tree interface example

| BYTE \# | NAME | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OOh | CONFIG A | 01 (1 threshold) |  | 01 (1 mask) |  | 00 |  | 10 (2 short timer) |  |
| 01h | CONFIG B | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 02h | SIZE | 12h (18 bytes) |  |  |  |  |  |  |  |
| 03h | SETTINGS |  | 00 | 0 | 0 | 0 |  | 00 |  |
| 04h | RESET POINTER | 00h |  |  |  |  |  |  |  |
| 05h | PROGRAM POINTER | 00h |  |  |  |  |  |  |  |
| 06h | THRESH1 | 3C33h (1.050) |  |  |  |  |  |  |  |
| 07h |  |  |  |  |  |  |  |  |  |
| 08h | MASKA | 02h ( +V ) |  |  |  |  |  |  |  |
| 09h | TMASKA | 00h |  |  |  |  |  |  |  |
| OAh | TC | 00h |  |  |  |  |  |  |  |
| OBh | TIMER3 | 02h (2 samples) |  |  |  |  |  |  |  |
| OCh | TIMER4 | 3 Dh (61 samples) |  |  |  |  |  |  |  |
| ODh | DECTREE | OOh (selected decision tree number 0, expected output is 0 ) |  |  |  |  |  |  |  |
| OEh | NOP \| CHKDT | OFh |  |  |  |  |  |  |  |
| OFh | TI3 \| GNTH1 | 35h |  |  |  |  |  |  |  |
| 10h | OUTC | 99h |  |  |  |  |  |  |  |
| 11h | TI4 \| NOP | 40h |  |  |  |  |  |  |  |

## Instructions section description

PP = 0Eh: check the decision tree output based on the DECTREE byte. The DECTREE byte is configured to check the decision tree number 0 and to expect an output equal to 0 (that is, stationary). If the detected activity is stationary, then the PP is increased ( $\mathrm{PP}=\mathrm{PP}+1$ ).
$\mathbf{P P}=\mathbf{0 F h}$ : if TI3 expires, then $\mathrm{PP}=\mathrm{RP}$ (the program is reset and the decision tree interface is checked again). If the vector (magnitude) of the accelerometer is greater than THRESH1, then PP is increased ( $P P=P P+1$ ).
$P P=10 \mathrm{~h}$ : OUTC command is performed without the need of a sample set. This generates an interrupt and increases the PP ( $\mathrm{PP}=\mathrm{PP}+1$ ).
$P P=11 \mathrm{~h}$ : if T14 expires, then PP = RP.

AN5882

## 12 Finite state machine tool

The finite state machine programmability in the device is allowed through a dedicated tool, available as an extension of the Unico GUI.

### 12.1 Unico GUI

Unico is the graphical user interface for all the MEMS sensor demonstration boards available in the STMicroelectronics portfolio. It has the possibility to interact with a motherboard based on the STM32 microcontroller (professional MEMS tool), which enables the communication between the MEMS sensor and the PC GUI.
Details about the professional MEMS tool board can be found at STEVAL-MKI109V3.
Unico GUI is available in three software packages for the three operating systems supported.

- Windows

```
- STSW-MKI109W
```

- Linux
- STSW-MKI109L
- Mac OS X
- STSW-MKI109M

Unico GUI allows visualization of sensor outputs in both graphical and numerical format and allows the user to save or generally manage data coming from the device.
Unico allows access to the MEMS sensor registers, enabling a fast prototype of register setup and easy test of the configuration directly in the device. It is possible to save the configuration of the current registers in a text file and load a configuration from an existing file. In this way, the sensor can be re-programmed in few seconds. The finite state machine tool available in the Unico GUI helps the process of register configuration by automatically generating configuration files for the device. By clicking a few buttons, the configuration file is available. From these configuration files, the user can create his own library of configurations for the device. To execute the finite state machine tool, the user has to click on the dedicated [FSM] button that is available in the left side of the main UNICO GUI window as shown in the following figure.

Figure 19. Running the finite state machine tool


When loaded, the main [Finite State Machine] tool window is shown.

Figure 20. [Finite State Machine] tool


In the top part of the [Finite State Machine] tool main window, the user can select which state machine is selected (the selection is applied in both the [Configuration] tab and [Debug] tab). It is also possible to configure the FSM ODR, the long counter parameters and the FSM latched interrupts. The FSM start address is automatically managed by the Unico tool and should not be changed by the user. Finally, a converter from float32 to float16 format and viceversa is available. The converter is used to generate the value to be set in the threshold resources in the [Variable Data Section].
The [Finite State Machine] tool is mainly composed of three tabs which are detailed in dedicated sections:

- [Configuration] tab (the one selected by default)
- [Interrupt] tab
- [Debug] tab


### 12.1.1 Configuration tab

The [Configuration] tab of the [Finite State Machine] tool allows the user to implement the program logic. The UI is able to abstract the FSM program structure: for this reason, 4 group boxes are shown:

1. [SMx Status]
2. [SMX Fixed Data Section]
3. [SMx Variable Data Section]
4. [SMX Instructions Section]

Figure 21. [Finite State Machine] tool - [Configuration] tab


In the bottom part of the [Configuration] tab, the user can manage the device configuration using dedicated buttons:

- [Read FSM Configuration]: it is used to read the FSM registers and to graphically build the UI based on current FSM configuration and programs.
- [Write FSM Configuration]: it is used to write the entire FSM configuration (it includes FSM ODR, long counter parameters, interrupt status and programs).
- [Reset AII]: it is used to reset the entire [Finite State Machine] tool UI.
- [Load Device Configuration]: it is used to load a .ucf file.
- [Save Device Configuration]: it is used to generate a .ucf file which contains both sensor and FSM register configurations.


### 12.1.1.1 SMx Status <br> The [SMx Status] groupbox is available in the top-right corner of the [Configuration] tab.

Figure 22. [Configuration] tab - [SMx Status]

## SM1 Status

Enabled

The [SMx Status] groupbox allows the user to enable/disable the state machine and to route the interrupt status to the INT1/INT2 pin. In detail:

- The [Enabled] checkbox is used to enable/disable the state machine. It is automatically set if the program contains at least one instruction and it is automatically reset if the program does not contain any instruction.
- The [INT1] checkbox is used to enable routing the state machine interrupt to the INT1 pin. This is active if the INT1_EMB_FUNC bit of MD1_CFG (5Eh) is set to 1 .
- The [INT2] checkbox is used to enable routing the state machine interrupt to the INT2 pin. This is active if the INT2_EMB_FUNC bit of MD2_CFG (5Fh) is set to 1 .


### 12.1.1.2 SMx Fixed Data Section <br> The [SMx Fixed Data Section] groupbox is available in the right part of the [Configuration] tab

Figure 23. [Configuration] tab - [SMx Fixed Data Section]


The [SMx Fixed Data Section] groupbox allows the user to have information about the fixed data section bytes of the program. These bytes are automatically managed by the [Finite State Machine] tool. It is also possible to enable/disable hysteresis and the decimation resources depending on user needs. If enabled, the corresponding resource is shown in the [SMx Variable Data Section] groupbox.

### 12.1.1.3 SMx Variable Data Section

The [SMx Variable Data Section] groupbox is available in the bottom-right corner of the configuration tab.

Figure 24. [Configuration] tab - [SMx Variable Data Section]

| SM1 Variable Data Section |  | Timer 1 |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Thresh1 (0.175) | 319A |  |  |  |
| Thresh2 (0.500) | 3800 | Timer 2 |  |  |
| Thresh3 (0.175) | 319A | Timer 3 |  |  |
| ExtSinmux |  | Timer 4 |  |  |
| Mask A | 80 | Dest |  |  |
| Mask B | 28 | Decision Tree |  |  |
| Mask C |  | DeltaT | (0.000) | 0000 |
| Temporary Mask A | 00 | DX | (0.000) | 0000 |
| Temporary Mask B | 00 | DY | (0.000) | 0000 |
| Temporary Mask C |  | DZ | (0.000) | 0000 |
| Pas | 00 | DV | (0.000) | 0000 |
| Desc |  | TC |  |  |

The [SMx Variable Data Section] groupbox simplifies the resource allocation process: all the needed resources are automatically shown or hidden in the [SMx Variable Data Section] groupbox depending on the instructions that compose the [SMx Instruction Section]. The user has just to set the values of the shown resources.

### 12.1.1.4 SMx Instructions Section

The [SMx Instructions Section] groupbox is available in the left part of the [Configuration] tab.

Figure 25. [Configuration] tab - [SMx Instructions Section]


The [SMx Instructions Section] groupbox helps the user to build the algorithm logic. The [SMx Variable Data Section] groupbox is dynamically updated depending on resources used in the [SMx Instructions Section] groupbox. In the [SMx Instructions Section] groupbox, more actions can be taken:

1. Customize an existing state. The single state is composed of:

- State number Sx
- State program relative hexadecimal address (address 0x00 corresponds to CONFIG_A byte in the fixed data section)
- State type and opcode: user can customize the state using radio buttons and drop-down lists as described below:
- [RNC] radio button: the state is a RESET/NEXT condition. In this case, two drop-down lists are shown. The left one is related to the RESET condition while the right one is related to the NEXT condition.
- [CMD] radio button: the state is a Command. In this case, one drop-down list is shown.

Commands having one or more parameters (automatically displayed by the tool) require the user to manually configure the parameter values.

- [Add] button is used to insert a new state just before the current one.
- [Remove] button is used to remove the current state.

2. [Add State] button is used to add a new state at the end of the state machine. This button is always positioned at the bottom of the state machine states.
3. [Import State Machine] / [Export State Machine] buttons are used to import / export the state machine program in .fsm format. The format .fsm is used to allow the user to build the entire FSM configuration starting from a set of .fsm state machine programs.
4. [Reset State Machine] button is used to reset the state machine instructions section (only on UI, not in the device).

### 12.1.2 Interrupt tab

The [Interrupt] tab of the [Finite State Machine] tool allows the user to check the functionality of the configured programs at runtime of the program logic. The Ul is composed of two parts as shown in Figure 26.

1. Signal plots: a plot of the accelerometer, gyroscope and interrupt signals is shown here based on enabled sensors and interrupt configuration.
2. [State Machine Interrupts] status: in this groupbox, two columns of information are shown:

- A graphic green LED is linked to the corresponding state machine interrupt source bit. By default, the LED is off. When the corresponding source bit is set to 1 , the LED is turned on for $\sim 300 \mathrm{msec}$.
- The OUT_Sx register value and the long counter register value can be manually read by clicking on the corresponding [Read] button.

Figure 26. [Finite State Machine] tool - [Interrupt] tab


### 12.1.3 Debug tab

The [Debug] tab can be used to inject data into the device in order to check the functionality of the configured programs.
The Unico GUI [Load/Save] tab, shown in the following figure, allows the user to take log files properly formatted for the data injection procedure: these log files have to contain [LSB] data only (accelerometer and/or gyroscope depending on user needs and programs logic).

Figure 27. Unico GUI - [Load/Save] tab


The [Debug] tab window is shown in the following figure.

Figure 28. [Finite State Machine] tool - [Debug] tab


The [Debug] tab is mainly composed of three UI parts:

1. State machines flows: the state machine is graphically shown here. When the debug mode is enabled, the current state is highlighted and it is dynamically updated based on the injected sample and program behavior.
2. Debug commands: by default, the debug mode is off. When a log file is loaded, the debug mode is automatically turned on and the user can start to inject data into the device in order to verify the program functionalities. Injected sample data and the number of detected interrupts are shown here.
3. Output results: after injecting a sample into the device, a new line is added to the table depending on the [Print Results] checkbox status. Table columns represent the state machine parameters and resources, while table rows are related to the injected sample. When a parameter or a resource value is changed, the corresponding cell is highlighted. Finally, it is possible to export the table results in a text file format.

Revision history
Table 10. Document revision history

| Date | Version | Changes |
| :---: | :---: | :--- |
| 18-Nov-2022 | 1 | Initial release |
| 31-Jan-2023 | 2 | Minor textual updates |

## Contents

1 Finite state machine (FSM) ..... 2
1.1 Finite state machine definition ..... 2
1.2 Finite state machine in the LSM6DSV16X ..... 3
2 Signal conditioning block ..... 4
3 FSM block ..... 6
3.1 Configuration block ..... 7
3.1.1 Registers. ..... 8
3.1.2 Embedded functions registers ..... 9
3.1.3 Embedded advanced features pages ..... 10
3.2 Program block ..... 12
3.2.1 Input selector block ..... 12
3.2.2 Code block ..... 14
4 FSM interrupt status and signal ..... 16
5 Long counter ..... 17
6 Fixed Data Section. ..... 18
7 Variable Data Section ..... 19
7.1 Thresholds ..... 20
7.2 Extended sinmux ..... 20
7.3 Masks / temporary masks ..... 21
7.4 Angle calculation ..... 22
7.5 TC and timers ..... 22
7.6 Decimator ..... 23
7.7 Previous axis sign ..... 24
7.8 MLC interface ..... 24
8 Instructions Section ..... 25
8.1 RESET/NEXT conditions ..... 25
8.1.1 NOP (Oh). ..... 27
8.1.2 TI1 (1h) ..... 27
8.1.3 TI2 (2h) ..... 27
8.1.4 TI3 (3h) ..... 27
8.1.5 TI4 (4h) ..... 28
8.1.6 GNTH1 (5h) ..... 28
8.1.7 GNTH2 (6h) ..... 28
8.1.8 LNTH1 (7h) ..... 28
8.1.9 LNTH2 (8h) ..... 29
8.1.10 GLTH1 (9h) ..... 29
8.1.11 LLTH1 (Ah) ..... 29
8.1.12 GRTH1 (Bh) ..... 30
8.1.13 LRTH1 (Ch) ..... 30
8.1.14 PZC (Dh) ..... 30
8.1.15 NZC (Eh) ..... 30
8.1.16 CHKDT (Fh) ..... 31
8.2 Commands ..... 32
8.2.1 STOP (00h) ..... 33
8.2.2 CONT (11h) ..... 33
8.2.3 CONTREL (22h) ..... 34
8.2.4 SRP (33h) ..... 34
8.2.5 CRP (44h) ..... 34
8.2.6 SETP (55h) ..... 34
8.2.7 SETR (B5h) ..... 35
8.2.8 SELMA (66h) ..... 36
8.2.9 SELMB (77h) ..... 36
8.2.10 SELMC (88h) ..... 36
8.2.11 OUTC (99h) ..... 36
8.2.12 STHR1 (AAh) ..... 37
8.2.13 STHR2 (BBh) ..... 37
8.2.14 SELTHR1 (CCh) ..... 37
8.2.15 SELTHR3 (DDh) ..... 37
8.2.16 REL (FFh) ..... 37
8.2.17 SSIGN0 (12h) ..... 38
8.2.18 SSIGN1 (13h) ..... 38
8.2.19 SRTAM0 (14h) ..... 38
8.2.20 SRTAM1 (21h) ..... 38
8.2.21 SINMUX (23h) ..... 38
8.2.22 STIMER3 (24h) ..... 40
8.2.23 STIMER4 (31h) ..... 40
8.2.24 INCR (34h) ..... 40
8.2.25 DECR (FDh) ..... 40
8.2.26 RSTLC (F6h). ..... 40
8.2.27 THRXYZ1 (F7h) ..... 41
8.2.28 THRXYZO (F8h) ..... 41
8.2.29 JMP (41h) ..... 42
8.2.30 CANGLE (42h) ..... 42
8.2.31 SMA (43h) ..... 42
8.2.32 SMB (DFh) ..... 42
8.2.33 SMC (FEh) ..... 43
8.2.34 SCTC0 (5Bh) ..... 43
8.2.35 SCTC1 (7Ch) ..... 43
8.2.36 UMSKIT (C7h) ..... 43
8.2.37 MSKITEQ (EFh) ..... 43
8.2.38 MSKIT (F5h) ..... 43
9 FSM configuration example ..... 44
10 Start routine ..... 47
11 Examples of state machine configurations ..... 48
11.1 Toggle ..... 48
11.2 Adaptive self-configuration (ASC) ..... 49
11.3 Free-fall ..... 51
11.4 Decision tree interface ..... 52
12 Finite state machine tool ..... 53
12.1 Unico GUI ..... 53
12.1.1 Configuration tab ..... 55
12.1.2 Interrupt tab ..... 59
12.1.3 Debug tab ..... 60
Revision history ..... 62
List of tables ..... 66
List of figures ..... 67

## List of tables

Table 1. Registers ..... 8
Table 2. Embedded functions registers ..... 9
Table 3. Embedded advanced features registers - page 0 ..... 10
Table 4. Embedded advanced features registers - page 1 ..... 11
Table 5. Embedded advanced features registers - page 2 ..... 11
Table 6. Conditions ..... 26
Table 7. List of commands. ..... 32
Table 8. ASC FSM main page registers ..... 35
Table 9. ASC FSM embedded functions registers ..... 35
Table 10. Document revision history ..... 62

## List of figures

Figure 1. Generic state machine ..... 2
Figure 2. State machine in the LSM6DSV16X ..... 3
Figure 3. Signal conditioning block ..... 4
Figure 4. FSM block .....  6
Figure 5. Program block ..... 12
Figure 6. FSM inputs (accelerometer) ..... 13
Figure 7. FSM inputs (gyroscope) ..... 13
Figure 8. FSM program $x_{x}$ code structure ..... 14
Figure 9. FSM program $x_{x}$ memory area ..... 15
Figure 10. [Fixed Data Section] ..... 18
Figure 11. [Variable Data Section] ..... 19
Figure 12. Single state description ..... 25
Figure 13. MLC identifiers for filters and features ..... 39
Figure 14. FSM configuration example ..... 44
Figure 15. Toggle state machine example ..... 48
Figure 16. ASC state machine example ..... 49
Figure 17. Free-fall state machine example ..... 51
Figure 18. Decision tree interface example ..... 52
Figure 19. Running the finite state machine tool ..... 53
Figure 20. [Finite State Machine] tool ..... 54
Figure 21. [Finite State Machine] tool - [Configuration] tab ..... 55
Figure 22. [Configuration] tab - [SMx Status] ..... 56
Figure 23. [Configuration] tab - [SMx Fixed Data Section] ..... 56
Figure 24. [Configuration] tab - [SMx Variable Data Section] ..... 57
Figure 25. [Configuration] tab - [SMx Instructions Section] ..... 58
Figure 26. [Finite State Machine] tool - [Interrupt] tab ..... 59
Figure 27. Unico GUI - [Load/Save] tab ..... 60
Figure 28. [Finite State Machine] tool - [Debug] tab ..... 60

## IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2023 STMicroelectronics - All rights reserved


[^0]:    - Timer TI3 is set equal to 10 samples. Consider the following states:
    - S0 - SCTC0 or SCTC1
    - S1-TI3|GNTH1
    - S2-TI3 | LNTH2
    - S3-TI3|GNTH1
    - $\quad \mathrm{TI} 3=0 \mathrm{Ah}$ (10 samples)

