

APPENDIX SUMMARY

Reference	Item
APPENDIX I	SSD1320 Command Descriptions
APPENDIX II	SSD1320 Command Table
APPENDIX IV	SSD1320 Display Enhancement
APPENDIX V	SSD1320Z Die Pad Floor Plan
APPENDIX VI	SSD1320 Bump Die Pad Coordinates
APPENDIX VII	SSD1320Z Die Tray Information

**Confidential to
WiseChip Semiconductor Inc**

Appendix I: SSD1320 Command Descriptions

1 COMMAND DESCRIPTIONS

1.1 Fundamental Command

1.1.1 Set Memory Addressing Mode (20h)

There are 2 different memory addressing mode in SSD1320: horizontal addressing mode and vertical addressing mode. This command sets the way of memory addressing into one of the above two modes.

1.1.2 Set Column Address (21h)

This triple byte command specifies column start address and end address of the display data RAM. This command also sets the column address pointer to column start address. This pointer is used to define the current read/write column address in graphic display data RAM. If horizontal address increment mode is enabled, after finishing read/write one column data, it is incremented automatically to the next column address. Whenever the column address pointer finishes accessing the end column address, it is reset back to start column address and the row address is incremented to the next row.

1.1.3 Set Row Address (22h)

This triple byte command specifies row start address and end address of the display data RAM. This command also sets the row address pointer to row start address. This pointer is used to define the current read/write row address in graphic display data RAM. If vertical address increment mode is enabled, after finishing read/write one row data, it is incremented automatically to the next row address. Whenever the row address pointer finishes accessing the end row address, it is reset back to start row address.

1.1.4 Set Portrait Addressing Mode (25h)

This double byte command sets the way of memory addressing into portrait addressing mode or the normal (original) addressing mode. Horizontal or vertical addressing mode can be set on top of it by command 20h.

1.1.5 Set Contrast Control (81h)

This double byte command sets the Contrast Setting of the display, with a valid range from 01h to FFh. The segment output current increases as the contrast step value increases, which results in brighter display.

1.1.6 Set Segment Re-map (A0h/A1h)

This command changes the mapping between the display data column address and the segment driver. It allows flexibility in OLED module design.

This command only affects subsequent data input. Data already stored in GDDRAM will have no change.

1.1.7 Set Display Start Line (A2h)

This double byte command sets the Display Start Line register to determine starting address of display RAM, by selecting a value from 0 to 159. With value equal to 0, RAM row 0 is mapped to COM0. With value equal to 1, RAM row 1 is mapped to COM0 and so on.

1.1.8 Set Display Mode (A4h/A5h/A6h/A7h)

These are single byte commands and are used to set display status to Normal Display, Entire Display ON, Entire Display OFF or Inverse Display, respectively.


- Normal Display (A4h)
Reset the “Entire Display ON” effect and turn the data to ON at the corresponding gray level. Figure 1-1 shows an example of Normal Display.

Figure 1-1: Example of Normal Display



- Set Entire Display ON (A5h)
Force the entire display to be at gray scale level GS15, regardless of the contents of the display data RAM, as shown on Figure 1-2.

Figure 1-2: Example of Entire Display ON



- Normal Display (A6h)
Reset the “Inverse Display” effect and turn the data to ON at the corresponding gray level. Figure 1-3 shows an example of Normal Display.

Figure 1-3: Example of Normal Display



- Inverse Display (A7h)
The gray scale level of display data are swapped such that “GS0” ↔ “GS15”, “GS1” ↔ “GS14”, etc. Figure 1-4 shows an example of inverse display.

Figure 1-4: Example of Inverse Display



1.1.9 Set Multiplex Ratio (A8h)

This command switches the default 160 multiplex mode to any multiplex ratio, ranging from 16 to 160. The output pads COM0~COM159 will be switched to the corresponding COM signal.

1.1.10 External or internal IREF Selection (ADh)

This double byte command supports External or Internal I_{REF} Selection.

1.1.11 Set Display ON/OFF (AEh/AFh)


These single byte commands are used to turn the OLED panel display ON or OFF.

When the display is ON, the selected circuits by Set Master Configuration command will be turned ON.

When the display is OFF, those circuits will be turned OFF and the segment and common output are in V_{SS} state and high impedance state, respectively. These commands set the display to one of the two states:

- Display OFF
- Display ON

Figure 1-5 : Transition between different modes



1.1.12 Set Pre-charge voltage (BCh)


This double byte command sets the first pre-charge voltage (phase 2) level of segment pins. The level of pre-charge voltage is programmed with reference to V_{CC} .

1.1.13 Set Gray Scale Table (BEh)

This command is used to set each individual gray scale level for the display. Except gray scale levels GS0 that has no pre-charge and current drive, each gray scale level is programmed in the length of current drive stage pulse width with unit of DCLK. The longer the length of the pulse width, the brighter the OLED pixel when it's turned ON. Following the command BEh, the user has to set the gray scale setting for GS1, GS2, ..., GS14, GS15 one by one in sequence.

The setting of gray scale table entry can perform gamma correction on OLED panel display. Since the perception of the brightness scale shall match the image data value in display data RAM, appropriate gray scale table setting like the example shown below (Figure 1-6) can compensate this effect.

Figure 1-6 : Example of Gamma correction by Gamma Look Up table setting



1.1.14 Select Default Linear Gray Scale Table (BFh)

This single byte command reloads the preset linear Gray Scale table as GS0 =Gamma Setting 0, GS1 = Gamma Setting 4, GS2 = Gamma Setting 8, ..., GS14 = Gamma Setting 56, GS15 = Gamma Setting 60.

1.1.15 Set COM Output Scan Direction (C0h/C8h)

This command sets the scan direction of the COM output, allowing layout flexibility in the OLED module design. Additionally, the display will show once this command is issued. For example, if this command is sent during normal display then the graphic display will be vertically flipped immediately.

1.1.16 Set Display Offset (D3h)

This double byte command specifies the mapping of display start line to one of COM0~COM159 (assuming that COM0 is the display start line, display start line register equals to 0).

1.1.17 Set Display Clock Divide Ratio / Oscillator Frequency (D5h)

This command consists of two functions:

- Display Clock Divide Ratio (D) (A[3:0])
Set the divide ratio to generate DCLK (Display Clock) from CLK. The divide ratio is from 1 to 256, with reset value = 0001b.
- Oscillator Frequency (A[7:4])
Program the oscillator frequency Fosc that is the source of CLK if CLS pin is pulled high. The 4-bit value results in 16 different frequency settings being available.

1.1.18 Set Phase Length (D9h)

This double byte command sets the length of phase 1 and 2 of segment waveform of the driver.


- Phase 1 (A[3:0]): Set the period for Phase 1 in the unit of DCLK. A larger capacitance of the OLED pixel may require longer period to discharge the previous data charge completely.
- Phase 2 (A[7:4]): Set the period for Phase 2 in the unit of DCLKs. A longer period is needed to charge up a larger capacitance of the OLED pixel to the target voltage V_P .

1.1.19 Set SEG Pins Hardware Configuration (DAh)


This command sets the SEG signals pin configuration to match the OLED panel hardware layout. SEG Odd / Even (Left / Right) and Top / Bottom connections are software selectable, thus there are total of 8 cases and they are shown on the followings:

Table 1-1: SEG Pins Hardware Configuration


Case no.	Oddeven (1) / Sequential (0)	SEG Remap (0 disable, 1 enable)	Left / Right Swap	Remark
1	0	0	0	
2	0	0	1	
3	0	1	0	
4	0	1	1	
5	1	0	0	Default
6	1	0	1	
7	1	1	0	
8	1	1	1	




(1) Sequential SEG




(2) Sequential SEG & left / right swap




(3) Sequential SEG & SEG remap (with nibble remap)




(4) Sequential SEG & SEG remap (with nibble remap) & left / right swap



(5) Odd / even SEG



(6) Odd / even SEG & left / right swap



Note:

⁽¹⁾ The above eight figures are all with bump pads being faced up.

1.1.20 Set VCOMH Deselect Level (DBh)

This double byte command adjusts the VCOMH regulator output.

1.1.21 Set Command Lock (FDh)

This double byte command is used to lock the OLED driver IC from accepting any command except itself. After entering the “Lock” state, the OLED driver IC will not respond to any newly-entered command (except the register for unlocking it) and there will be no memory access. That means the OLED driver IC ignore all the commands (except the register for unlocking it) during the “Lock” state.

In the “Unlock” state, the driver IC resumes from the “Lock” state, and the driver IC will then respond to the command and memory access.

Confidential to
WiseChip Semiconductor Inc

Appendix II: SSD1320 Command Table

1 COMMAND TABLE

Table 1-1: SSD1320 Command Table

(D/C#=0, R/W#(WR#) = 0, E(RD#=1) unless specific setting is stated)

Fundamental Command Table											
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0 0	20 A[0]	0 *	0 *	1 *	0 *	0 *	0 *	0 *	0 A ₀	Set Memory Addressing Mode	A[0] = 0b, Horizontal Addressing Mode A[0] = 1b, Vertical Addressing Mode
0 0 0	21 A[7:0] B[7:0]	0 A ₇ B ₇	0 A ₆ B ₆	1 A ₅ B ₅	0 A ₄ B ₄	0 A ₃ B ₃	0 A ₂ B ₂	0 A ₁ B ₁	0 A ₀ B ₀	Set Column Address	Setup column start and end address A[7:0] : Column start address, range : 0-79d, (RESET=0d) B[7:0]: Column end address, range : 0-79d, (RESET =79d)
0 0 0	22 A[7:0] B[7:0]	0 A ₇ B ₇	0 A ₆ B ₆	1 A ₅ B ₅	0 A ₄ B ₄	0 A ₃ B ₃	0 A ₂ B ₂	1 A ₁ B ₁	0 A ₀ B ₀	Set Row Address	Setup page start and end address A[7:0] : Row start address, range : 0-159d, (RESET=0d) B[7:0]: Row end address, range : 0-159d, (RESET =159d)
0 0	25 A[0]	0 *	0 *	1 *	0 *	0 *	1 *	0 *	1 A ₀	Set Portrait Addressing Mode	A[0] = 0b, Normal Addressing Mode A[0] = 1b, Portrait Addressing Mode
0	A0/A1	1	0	1	0	0	0	0	X ₀	Set Segment Re-map	A0h, X[0]=0b: column address 0 is mapped to SEG0 (RESET) A1h, X[0]=1b: column address 79 is mapped to SEG0
0 0	A2 A[7:0]	1 A ₇	0 A ₆	1 A ₅	0 A ₄	0 A ₃	0 A ₂	1 A ₁	0 A ₀	Set Display Start Line	Set display RAM display start line register from 0-159 by A[7:0] (RESET=00h) Note (¹) In command A2h, A[6:0] from 00h to 3Fh has the same effect as command 40h-7Fh.
0	A4/A5	1	0	1	0	0	1	0	X ₀	Entire Display ON	A4h, X ₀ =0b: Resume to RAM content display (RESET) Output follows RAM content A5h, X ₀ =1b: Entire display ON Output ignores RAM content

Fundamental Command Table																										
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description															
0	A6/A7	1	0	1	0	0	1	1	X ₀	Set Normal/Inverse Display	A6h, X[0]=0b: Normal display (RESET) 0 in RAM: OFF in display panel 1 in RAM: ON in display panel A7h, X[0]=1b: Inverse display 0 in RAM: ON in display panel 1 in RAM: OFF in display panel															
0	A8	1	0	1	0	1	0	0	0	Set Multiplex Ratio	Set MUX ratio to N+1 MUX N=A[7:0] : from 16MUX to 160MUX. RESET = 1001 1111b (i.e. 159d, 160MUX) A[7:0] from 0 to 14 are invalid entry															
0	AD	1	0	1	0	1	1	0	1	External or internal I _{REF} Selection	Select external or internal I _{REF} : A[4] = '0' Select external I _{REF} (RESET) A[4] = '1' Enable internal I _{REF} during display ON															
0	AE/AF	1	0	1	0	1	1	1	X ₀	Set Display ON/OFF	AEh, X[0]=0b: Display OFF (sleep mode) (RESET) AFh X[0]=1b: Display ON in normal mode															
0	BC	1	0	1	1	1	1	0	0	Set Pre-charge voltage	Set pre-charge voltage level.[reset = 11110b]															
	A[4:0]	*	*	*	A ₄	A ₃	A ₂	A ₁	A ₀		<table border="1"> <thead> <tr> <th>A[4:0]</th> <th>Hex code</th> <th>pre-charge voltage</th> </tr> </thead> <tbody> <tr> <td>00000</td> <td>00h</td> <td>0.10 x V_{CC}</td> </tr> <tr> <td>:</td> <td>:</td> <td>:</td> </tr> <tr> <td>11110</td> <td>1Eh</td> <td>0.50 x V_{CC} [reset]</td> </tr> <tr> <td>11111</td> <td>1Fh</td> <td>0.5133 x V_{CC}</td> </tr> </tbody> </table>	A[4:0]	Hex code	pre-charge voltage	00000	00h	0.10 x V _{CC}	:	:	:	11110	1Eh	0.50 x V _{CC} [reset]	11111	1Fh	0.5133 x V _{CC}
A[4:0]	Hex code	pre-charge voltage																								
00000	00h	0.10 x V _{CC}																								
:	:	:																								
11110	1Eh	0.50 x V _{CC} [reset]																								
11111	1Fh	0.5133 x V _{CC}																								
											<p>Note</p> <p>⁽¹⁾Pre-charge voltage level must be smaller than COM deselect voltage level</p>															
0	BE	1	0	1	1	1	1	1	0	Set Gray Scale Table	The next 15 data bytes set the gray scale pulse width in unit of DCLK's.															
0	A1[6:0]	*	A ₁₆	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀		A1[6:0], value for GS1 level Pulse width															
0	A2[6:0]	*	A ₂₆	A ₂₅	A ₂₄	A ₂₃	A ₂₂	A ₂₁	A ₂₀		A2[6:0], value for GS2 level Pulse width															
...															
0	A14[6:0]	*	A ₁₄₆	A ₁₄₅	A ₁₄₄	A ₁₄₃	A ₁₄₂	A ₁₄₁	A ₁₄₀		A14[6:0], value for GS14 level Pulse width															
0	A15[6:0]	*	A ₁₅₆	A ₁₅₅	A ₁₅₄	A ₁₅₃	A ₁₅₂	A ₁₅₁	A ₁₅₀		A15[6:0], value for GS15 level Pulse width															
											<p>Note</p> <p>⁽¹⁾ The pulse width value of GS1, GS2, ..., GS15 should not be equal. i.e. 0<GS1<GS2 ... <GS15</p> <p>⁽²⁾ GS15 level pulse width must be set larger than the period of phase 1 + phase 2</p>															

Fundamental Command Table																										
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description															
0	BF	1	0	1	1	1	1	1	1	Linear LUT	The default Linear Gray Scale table is set in unit of DCLK's as follow GS0 level pulse width = 0; GS1 level pulse width = 4 GS2 level pulse width = 8; GS3 level pulse width = 12; : : GS14 level pulse width = 56; GS15 level pulse width = 60															
0	C0/C8	1	1	0	0	X ₃	0	0	0	Set COM Output Scan Direction	C0h, X[3]=0b: normal mode (RESET) Scan from COM0 to COM[N-1] C8h, X[3]=1b: remapped mode. Scan from COM[N-1] to COM0 Where N is the Multiplex ratio.															
0	D3	1	1	0	1	0	0	1	1	Set Display Offset	Set vertical shift by COM from 0d~159d (RESET=0d)															
0	D5	1	1	0	1	0	1	0	1	Set Display Clock Divide Ratio/Oscillator Frequency	A[3:0]: Define divide ratio (D) of display clock (DCLK) (i.e. 1, 2, 4, 8...256) (RESET is 0001b, i.e. divide ratio = 2) A[7:4]: Set the Oscillator Frequency, F _{osc} . Oscillator Frequency increases with the value of A[7:4] and vice versa. (RESET is 0100b) Range: 0000b~1111b.															
0	D9	1	1	0	1	1	0	0	1	Set Phase Length	A[3:0]: Phase 1 period of up to 15 DCLK Clock 0 is invalid entry (RESET=2h) A[7:4]: Phase 2 period of up to 15 DCLK Clock 0 is invalid entry (RESET=7h)															
0	DA	1	1	0	1	1	0	1	0	Set SEG Pins Hardware Configuration	A[4]=0b, Sequential SEG pin configuration A[4]=1b (RESET), Alternative (odd/even) SEG pin configuration A[5]=0b (RESET), Disable SEG Left/Right remap A[5]=1b, Enable SEG Left/Right remap															
0	DB	1	0	1	1	1	0	1	1	Set V _{COMH}	Set COM deselect voltage level. <table border="1" data-bbox="933 1758 1444 1948"> <thead> <tr> <th>A[5:3]</th> <th>Hex code</th> <th>V_{COMH} deselect level</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>00h</td> <td>~ 0.72 x V_{CC}</td> </tr> <tr> <td>010b</td> <td>10h</td> <td>~ 0.76 x V_{CC}</td> </tr> <tr> <td>100b</td> <td>20h</td> <td>~ 0.80 x V_{CC} (RESET)</td> </tr> <tr> <td>110b</td> <td>30h</td> <td>~ 0.84 x V_{CC}</td> </tr> </tbody> </table>	A[5:3]	Hex code	V _{COMH} deselect level	000b	00h	~ 0.72 x V _{CC}	010b	10h	~ 0.76 x V _{CC}	100b	20h	~ 0.80 x V _{CC} (RESET)	110b	30h	~ 0.84 x V _{CC}
A[5:3]	Hex code	V _{COMH} deselect level																								
000b	00h	~ 0.72 x V _{CC}																								
010b	10h	~ 0.76 x V _{CC}																								
100b	20h	~ 0.80 x V _{CC} (RESET)																								
110b	30h	~ 0.84 x V _{CC}																								

Fundamental Command Table

D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	FD	1	1	1	1	1	1	0	1	Set Command	A[2]: MCU protection status.
0	A[2]	0	0	0	1	0	A ₂	1	0	Lock	<p>A[2] = 0b, Unlock OLED driver IC MCU interface from entering command (RESET)</p> <p>A[2] = 1b, Lock OLED driver IC MCU interface from entering command</p> <p>Note</p> <p>⁽¹⁾ The locked OLED driver IC MCU interface prohibits all commands and memory access except the FDh command</p>

Confidential to
WiseChip Semiconductor Inc

Appendix IV: SSD1320 Display Enhancement

1 COMMAND DESCRIPTIONS

1.1 Display Enhancement (D8h)

The low Greyscale display quality would be improved by this command.

2 COMMAND TABLE


Table 2-1 : Command Table for Display Enhancement

Command Table											
D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	D8	1	1	0	1	1	0	0	0	Display Enhancement	A[5] = 0b: Enhanced low GS display quality
0	A[5]	1	1	A ₅	1	0	1	0	1		A[5] = 1b: Normal [reset]

Confidential to
WiseChip Semiconductor Inc

Appendix V: SSD1320Z Die Pad Floor Plan

Figure 1: – SSD1320Z Die drawing



Die size	9.33mm +/- 0.05mm x 0.80mm +/- 0.05mm
Die thickness	250 +/- 15um
Min I/O pad pitch	30um
Min SEG pad pitch	27um
Min COM pad pitch	27um
Bump height	Nominal 9 um

Bump size		
Pad#	X[um]	Y[um]
1-20	15	67
20-157	35	67
158-239, 402-483	12	100
240-401	12	110

Alignment mark	Size
+ shape	56.25um x 56.25um
T shape	56.25um x 56.25um

(For details dimension please see Figure 2)






Figure 2: SSD1320Z alignment mark dimension



Appendix VII: SSD1320Z Die Tray Information

Figure 1: SSD1320Z Die Tray drawing



Wiseu