## NCV7535

## SPI Controlled H-bridge and Dual-Half Bridge Pre-Driver

The NCV7535 is a monolithic SPI controlled H-bridge pre-driver providing control of a DC-motor. Thanks to the SPI interface, it includes enhanced feature set useful in automotive systems. This allows a highly integrated solution.

## Features

- Main Supply Functional Operating Range from 5 V to 28 V
- Main Supply Parametrical Operating Range 6 V to 18 V
- Active and Standby Operating Modes
- Compatible to Low-ohmic Standard Level N-channel MOSFETs
- Enhanced Charge Pump for Internal High-side Supply
- Specific Pin for N-channel MOSFET Reverse Battery Protection
- Programmable Slew-rate, Dead-time and Over-current Level
- PWM Operation up to 25 kHz
- Active or Passive Freewheeling
- High-side or Low-side Freewheeling
- Configurable into Single H-bridge or Dual Half-bridges Mode
- 24-Bit SPI Interface
- Protection Against Short-circuit, Over-voltage, Under-voltage and Over-temperature
- TSSOP20 Package
- AEC-Q100 Qualified and PPAP Capable
- This is a Pb -free Device


## Typical Applications

- Replacing Systems with Relays by MOSFETs
- Motor Drivers

ON Semiconductor ${ }^{\circledR}$
www.onsemi.com


TSSOP20 CASE 948AD

## MARKING DIAGRAM



A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week

- = Pb-Free Package
(Note: Microdot may be in either location)

PIN CONNECTIONS


ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :---: | :---: | :---: |
| NCV7535DBR2G | TSSOP20 <br> (Pb-Free) | $2500 /$ Tape <br> \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

Table 1. PIN FUNCTION DESCRIPTION

| Pin No. | Pin Name | Pin Type | Description |
| :---: | :---: | :---: | :--- |
| 1 | CP | Analog output | Charge pump output for high-side gate drive supply |
| 2 | CPM | Analog output | Minus terminal for pump capacitor |
| 3 | CPP | Analog output | Plus terminal for pump capacitor |
| 4 | VCC | supply input | Logic supply of the device |
| 5 | CSN | Digital input with pull-up | SPI chip select input |
| 6 | SCLK | Digital input with pull-down | SPI clock input |
| 7 | SDI | Digital input with pull-down | SPI data input |
| 8 | SDO | Digital push-pull output, tristate | SPI data output |
| 9 | EN | Digital input with pull-down | Enable input |
| 10 | PWM | Digital input with pull-down | Input for pulse width modulated driver duty cycle |
| 11 | GL2 | Analog output | Output to gate of low-side switch 2 |
| 12 | SH2 | Analog input output | Connection to source of high-side switch 2 |
| 13 | GH2 | Analog output | Output to gate of high-side switch 2 |
| 14 | VH | Analog input | Connection to drain of high-side switched for short circuit detection |
| 15 | GL1 | Analog output | Output to gate of low-side switch 1 |
| 16 | SH1 | Analog input output | Connection to source of high-side switch 1 |
| 17 | GH1 | Analog output | Output to gate of high-side switch 1 |
| 18 | GND | Ground | Ground connection |
| 19 | CPR | Analog output | Reverse Polarity N-FET Control Output |
| 20 | VS | Battery supply input | Power-supply of the device |



Figure 1. Block Diagram and Typical Application Diagram

Table 2. ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Vmax_VS | Power supply voltage | -0.3 | 40 | V |
| Vmax_CPR | Reverse Polarity FET Control Output Voltage | $\begin{gathered} -25 \\ \text { Vs }-25 \end{gathered}$ | $\begin{gathered} 40 \\ \text { Vs }+16 \end{gathered}$ | V |
| Vmax_CP, CPP | Positive Charge-pump CP and CPP voltages | -0.3 | 40 | V |
| Vmax_CPM | Negative Charge-pump voltage | -0.3 | VS + 0.3 | V |
| Vmax_GHx, SHx | Gate driver voltage transient < 500 ns Gate driver voltage DC | $\begin{aligned} & \hline-4 \\ & -2 \end{aligned}$ | $\begin{gathered} 40 \\ V S+0.3 \end{gathered}$ | V |
| Vmax_VGSx | Voltage difference $\mathrm{V}(\mathrm{GHx})$ - $\mathrm{V}(\mathrm{SHx})$ (high side Vgs ), Qgate $=60 \mathrm{nC}$ | -0.3 | $\begin{gathered} 17 \\ V S+0.3 \end{gathered}$ | V |
| Vmax_GLx | GLx pin voltage transient (low side Vgs) < 500 ns GLx pin voltage DC, Qgate $=60 \mathrm{nC}$ | -0.3 | $\begin{gathered} 17 \\ V S+0.3 \end{gathered}$ | V |
| Vmax_VH | Sense line for VS | -0.3 | 40 | V |
| Vmax_VCC | Logic supply | -0.3 | 5.5 | V |
| Vmax_digIO | DC voltage at digital pins <br> - SDI, SDO, SCLK, PWM <br> - CSN, EN | $\begin{aligned} & -0.3 \\ & -0.3 \end{aligned}$ | $\begin{gathered} \mathrm{VCC}+0.3 \\ 5.8 \end{gathered}$ | V |
| linj_diglO | Injection current into VCC-related digital pins (SDI, SCLK, PWM) |  | 1 | mA |
| MSL | Moisture Sensitivity Level | 3 |  |  |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 3. THERMAL CHARACTERISTICS

| Symbol | Parameter | Value | Units |
| :---: | :---: | :---: | :---: |
|  | Thermal Characteristics |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\psi \mathrm{JL}}$ | Thermal Resistance, Junction-to-Lead |  |  |
| $\mathrm{R}_{\theta \mathrm{JA}}$ | Thermal Reference, Junction-to-Ambient | 130 (Note 1) |  |

1. Values represent typical still air steady-state thermal performance on 1 oz. copper FR4 PCB 4 layers with 650 mm 2 copper area

Table 4. OPERATING RANGES

| Symbol | Parameter | Min | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| Vop_VS_par, | Power supply voltage for valid parameter specifications | 6 | 18 | V |
| Vop_VS_func, VH | Power supply for correct functional behavior (see Note 2) | 5 | 28 | V |
| Vop_VGSx | Voltage difference GHx - SHx (Vgs), Qgate $=60 \mathrm{nC}$ | 0 | 17 | V |
| Vop_GLx | GLx pin voltage range DC, Qgate $=60 \mathrm{nC}$ <br> (voltage internally limited during flyback) | 0 | 17 | V |
| Vop_VCC | Logic supply | 4.5 | 5.25 | V |
| Vop_digIO | DC voltage at digital pins (SDI, SDO, SCLK, CSN, PWM, EN) | 0 | VCC | V |
| Tj_op | Junction temperature | -40 | +150 | ${ }^{\circ}{ }^{\circ} \mathrm{C}$ |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.
2. The device must see a VS voltage above VS Under-voltage (Vuv_vs) and below VS Over-voltage (Vov_vs) detection levels to drive the H -bridge normally.

## Table 5. ELECTRICAL CHARACTERISTICS

$6 \mathrm{~V} \leq \mathrm{VS} \leq 18 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{VCC} \leq 5.25 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{Tj} \leq 150^{\circ} \mathrm{C}$; unless otherwise specified

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VS, Vcc Supplies |  |  |  |  |  |  |
| VS | Supply Voltage | Functional (see Note 3) | 5 |  | 28 | V |
|  |  | Parameter specification | 6 |  | 18 |  |
| I_VS_Standby | VS consumption in Standby mode | Standby mode, <br> $\mathrm{VS}=12 \mathrm{~V}, \mathrm{VCC}=0 \mathrm{~V}$ or EN $=0$, Charge-pump off No SPI communication, $\mathrm{Tj}=85^{\circ} \mathrm{C}$ (see Note 4) |  | 10 | 20 | $\mu \mathrm{A}$ |
| I_Vcc_Standby | Vcc consumption in Standby mode | Standby mode, <br> $\mathrm{VS}=12 \mathrm{~V}, \mathrm{VCC}=5 \mathrm{~V}, \mathrm{EN}=0$, Charge-pump off No SPI communication, $\mathrm{Tj}=85^{\circ} \mathrm{C}$ (see Note 4) |  | 10 | 20 | $\mu \mathrm{A}$ |
| I_VS_Active | VS consumption in Active mode | Active mode, $\mathrm{VS}=12 \mathrm{~V}, \mathrm{VCC}=5 \mathrm{~V}$, external H -bridge static, No SPI communication $\mathrm{fPwm}=25 \mathrm{kHz}, \mathrm{Qg}=60 \mathrm{nC}$ |  |  | $\begin{gathered} 4 \\ 10 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| I_Vcc_Active | Vcc consumption in Active mode | Active mode |  | 3.3 | 8 | mA |

## Overvoltage and Undervoltage Detection

| Vuv_vs(on) | VS Under-Voltage detection | VS increasing | 5.6 |  | 6.4 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vuv_vs(off) |  | VS decreasing | 5.0 |  | 5.7 |  |
| Vuv_vs(hys) | VS Under-Voltage hysteresis | Vuv_vs(on) - Vuv_vs(off) |  | 0.65 |  | V |

3. The device must see a VS voltage above VS Under-voltage (Vuv_vs) and below VS Over-voltage (Vov_vs) detection levels to drive the H-bridge normally.
4. The Load must not have path to VS
5. ICP is internal load due to H-bridge switching (no external load)
6. Internal propagation delay and re-synchronization time are not included
7. Over-current is not detected during the transitions

Table 5. ELECTRICAL CHARACTERISTICS
$6 \mathrm{~V} \leq \mathrm{VS} \leq 18 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{VCC} \leq 5.25 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{Tj} \leq 150^{\circ} \mathrm{C}$; unless otherwise specified

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vov_vs(off) | VS Over-Voltage detection | VS increasing | 22.5 | 24 | 25.5 | V |
| Vov_vs(on) |  | VS decreasing | 20.5 | 22 | 23.5 |  |
| Vov_vs(hys) | VS Over-Voltage hysteresis | Vov_vs(off) - Vov_vs(on) |  | 2 |  | V |
| Vuv_vcc(off) | VCC Under-Voltage detection | VCC increasing |  | 3.0 | 3.2 | V |
| Vuv_vcc(on) |  | VCC decreasing | 2.6 | 2.8 |  |  |
| Vuv_vcc(hys) | VCC Under-Voltage hysteresis | Vuv_vcc(off) - Vuv_vcc(on) |  | 0.2 |  | V |
| td_uvov | VS Under-Voltage / OverVoltage filter time | Time to set the power supply fail bit UOV_OC in the Global Status Byte | 48 | 76 | 125 | us |

Charge-pump

| fCP | Charge pump frequency |  | 300 | 425 | 550 | kHz |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Vcp1 | Charge pump output <br> voltage1 | VS $>10.5 \mathrm{~V}, \mathrm{Icp}=-10 \mathrm{~mA}$ (see Note 5), <br> $\mathrm{Cp1} \mathrm{=} \mathrm{Cp2}=100 \mathrm{nF}$ | $\mathrm{VS}+8$ |  | $\mathrm{VS}+15.1$ | V |
| Vcp2 | Charge pump output <br> voltage2 | VS > $6 \mathrm{~V}, \mathrm{Icp}=-5 \mathrm{~mA}, \mathrm{Cp1}=\mathrm{Cp2}=100 \mathrm{nF}$ | $\mathrm{VS}+4.5$ |  | V |  |
| R_CPR | Switch impedance between <br> CPR and CP | tested at 0.5 mA | 250 | 300 | 420 | $\Omega$ |
| I_CPR | Current capability of Re- <br> verse Polarity Gate Control |  |  |  | 1 | mA |

## Gate Outputs

| dVGx_fast | Slew Rate of gate driver | $\begin{aligned} & \text { VS }=13.5 \mathrm{~V} \text {, SPI bit CONFIG.SRF=1, } \\ & \text { Gate charge } \leq 60 \mathrm{nC} \end{aligned}$ |  | 30 |  | V/us |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| dVGx_slow | Slew Rate of gate driver | $\begin{aligned} & \text { VS }=13.5 \mathrm{~V}, \text { SPI bit CONFIG.SRF }=0, \\ & \text { Gate charge } \leq 60 \mathrm{nC} \end{aligned}$ |  | 5 |  | V/us |
| fPWM | PWM frequency |  |  |  | 25 | kHz |
| tprop | Propagation delay of PWM rising or falling edge to gate activation | Measured at 50\% PWM input signal to $10 \%$ rising or $90 \%$ falling edge of the gates Measured with dVGxfast \& 5 nF load | 200 | 500 | 800 | ns |
| tjitter | Jitter versus PWM rising or falling edge to gate activations | Measured at $50 \%$ PWM input signal to $10 \%$ rising or $90 \%$ falling edge of the gates Measured with dVGxfast \& 5 nF load | -150 | 0 | 150 | ns |

3. The device must see a VS voltage above VS Under-voltage (Vuv_vs) and below VS Over-voltage (Vov_vs) detection levels to drive the H -bridge normally.
4. The Load must not have path to VS
5. ICP is internal load due to H -bridge switching (no external load)
6. Internal propagation delay and re-synchronization time are not included
7. Over-current is not detected during the transitions

Table 5. ELECTRICAL CHARACTERISTICS
$6 \mathrm{~V} \leq \mathrm{VS} \leq 18 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{VCC} \leq 5.25 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{Tj} \leq 150^{\circ} \mathrm{C}$; unless otherwise specified

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tdLH | Additional cross conduction protection time, low-to-high transition (Note 6) | Programmable via SPI bits CONFIG.NOCRLH[3:0] | -33\% | 0.25 0.5 0.75 1 1.25 1.5 1.75 2 2.25 2.5 2.75 3 3.25 3.5 3.75 4 | +33\% | $\mu \mathrm{S}$ |
| tdHL | Additional cross conduction protection time, high-to-low transition (Note 6) | Programmable via SPI bits CONFIG.NOCRHL[3:0] | -33\% | $\begin{gathered} \hline 0.25 \\ 0.5 \\ 0.75 \\ 1 \\ 1.25 \\ 1.5 \\ 1.75 \\ 2 \\ 2.25 \\ 2.5 \\ 2.75 \\ 3 \\ 3.25 \\ 3.5 \\ 3.75 \\ 4 \end{gathered}$ | +33\% | $\mu s$ |

Over Current Detection of the External H-bridge

| Vthoc | Programmable Over-Current detection threshold of external Vds V(VH)-V(SHx) for high side and V (SHx) versus Ground for low side (Note 7) | Programmable via SPI bits CONFIG.OCTH[2:0] | $\begin{aligned} & -10 \% \\ & -0.03 \end{aligned}$ | $\begin{gathered} \hline 0.25 \\ 0.5 \\ 0.75 \\ 1 \\ 1.25 \\ 1.5 \\ 1.75 \\ 2 \end{gathered}$ | $\begin{aligned} & +10 \% \\ & +0.03 \end{aligned}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t_oc | Filter time for OC protection (Note 7) |  | 4 | 6 | 12 | $\mu \mathrm{s}$ |

Digital Inputs CSN, SCLK, PWM, SDI, EN

| Vinl | Input low level | VCC =5 V |  |  | $30 \%$ <br> VCC |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Vinh | Input high level | VCC =5 V | $70 \%$ |  |  |

3. The device must see a VS voltage above VS Under-voltage (Vuv_vs) and below VS Over-voltage (Vov_vs) detection levels to drive the H -bridge normally.
4. The Load must not have path to VS
5. ICP is internal load due to H-bridge switching (no external load)
6. Internal propagation delay and re-synchronization time are not included
7. Over-current is not detected during the transitions

Table 5. ELECTRICAL CHARACTERISTICS
$6 \mathrm{~V} \leq \mathrm{VS} \leq 18 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{VCC} \leq 5.25 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{Tj} \leq 150^{\circ} \mathrm{C}$; unless otherwise specified

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| Vin_hyst | Input hysteresis | $\mathrm{VCC}=5 \mathrm{~V}$ | $6 \% \mathrm{VCC}$ |  |  | V |
| Rcsn_pu | CSN pull-up resistor | $\mathrm{VCC}=5 \mathrm{~V}$, <br> $0 \mathrm{~V}<\mathrm{Vcsn}<70 \% \mathrm{VCC}$ | 30 | 120 | 250 | $\mathrm{k} \Omega$ |
| Rsclk_pd | SCLK pull-down resistor | $\mathrm{VCC}=5 \mathrm{~V}$, <br> $\mathrm{Vsclk}=1.5 \mathrm{~V}$ | 30 | 60 | 220 | $\mathrm{k} \Omega$ |
| Rsdi_pd | SDI pull-down resistor | $\mathrm{VCC}=5 \mathrm{~V}$, <br> $\mathrm{Vsdi}=1.5 \mathrm{~V}$ | 30 | 60 | 220 | $\mathrm{k} \Omega$ |
| Rpwm_pd | PWM pull-down resistor | $\mathrm{VCC}=5 \mathrm{~V}$ <br> Vpwm $=1.5 \mathrm{~V}$ | 30 | 60 | 220 | $\mathrm{k} \Omega$ |
| Ren_pd | EN pull-down resistor | $\mathrm{VCC}=5 \mathrm{~V}$ <br> Ven $=1.5 \mathrm{~V}$ | 30 | 120 | 250 | $\mathrm{k} \Omega$ |
| Ccsn/sclk/pwm | Pin capacitance (not tested <br> in production, based on <br> design and characterization) | $0 \mathrm{~V}<\mathrm{Vpin}<\mathrm{VCC}$ |  | 10 | pF |  |

Digital Output SDO

| Vsdol | Output low level | Isdo $=5 \mathrm{~mA}$ |  | $20 \%$ <br> VCC | V |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| Vsdoh | Output high level | Isdo $=-5 \mathrm{~mA}$ | $80 \%$ <br> VCC |  |  | V |
| Ileak_sdo | Tristate leakage current | Vcsn $=$ VCC, <br> 0 V < Vsdo $<$ VCC | -10 |  | 10 | $\mu \mathrm{~A}$ |
| Csdo | Tristate input capacitance <br> (not tested, based on design <br> and characterization) | Vcsn $=$ VCC, <br> OV < Vsdo $<$ VCC |  | 10 | pF |  |

Digital Inputs EN, CSN, SCLK, SDI; Timing

| tsclk | Clock period | VCC = 5 V |  | 1000 |  | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| tsclk_h | Clock high time |  | 115 |  |  | ns |
| tsclk_I | Clock low time |  | 115 |  |  | ns |
| tset_csn | CSN setup time, CSN low <br> before rising edge of SCLK |  | 400 |  | ns |  |
| tset_sclk | SCLK setup time, SCLK low <br> before rising edge of CSN |  | 400 |  | ns |  |
| tset_si | SDI setup time |  | 200 |  |  | ns |
| thold_si | SDI hold time | 200 |  |  | ns |  |
| tr_in | Rise time of input signal <br> SDI, SCLK, CSN |  |  | 100 | ns |  |
| tf_in | Fall time of input signal SDI, <br> SCLK, CSN |  | 5 | 10 | $\mu \mathrm{~s}$ |  |
| tcsn_hi_stdby | Minimum CSN high time, <br> switching from Standby <br> mode |  |  | 2 | 4 | $\mu \mathrm{~ns}$ |
| tcsn_hi_min | Minimum CSN high time, <br> Active mode |  |  |  |  |  |

3. The device must see a VS voltage above VS Under-voltage (Vuv_vs) and below VS Over-voltage (Vov_vs) detection levels to drive the H -bridge normally.
4. The Load must not have path to VS
5. ICP is internal load due to H -bridge switching (no external load)
6. Internal propagation delay and re-synchronization time are not included
7. Over-current is not detected during the transitions

Table 5. ELECTRICAL CHARACTERISTICS
$6 \mathrm{~V} \leq \mathrm{VS} \leq 18 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{VCC} \leq 5.25 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{Tj} \leq 150^{\circ} \mathrm{C}$; unless otherwise specified

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| ten_neg | Minimum EN negative pulse <br> which is seen as 0 (after <br> synchronization) | 325 |  |  | ns |  |
| tcsn_hi_en_hi | Minimum time between CSN <br> high and EN high edge |  | 100 |  | ns |  |
| ten_hi_csn_lo | Minimum time between EN <br> high and CSN low edge |  | 100 |  | ns |  |

Operating Modes Timing

| tsact | Time delay from Standby <br> (CSN rising edge MODE=1 <br> and EN=1) into Active mode <br> (NRDY=0) |  | 240 | 340 | $\mu \mathrm{~S}$ |
| :--- | :--- | :--- | :--- | :---: | :---: |
| tacts | Time to place device from <br> Active to Standby after <br> rising edge CSN and <br> MODE=0 or EN=0 |  |  |  |  |
| tsrt_stby | Time to place device back to <br> Standby from Startup phase <br> if after 1st SPI communica- <br> tion MODE=0 or EN=0 |  | 13.5 |  |  |

## Thermal Protection

| Tjsd_on | Thermal shutdown <br> threshold, Tj increasing | Junction temperature | 160 | 175 | 195 | ${ }^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Tjsd_off | Thermal shutdown <br> threshold, Tj decreasing | Junction temperature | 155 |  |  | ${ }^{\circ} \mathrm{C}$ |
| Tjsd_hys | Thermal shutdown <br> hysteresis |  | 5 |  | ${ }^{\circ} \mathrm{C}$ |  |
| td_tx | Filter time for thermal <br> shutdown | TSD Global Status bit | 10 |  | 125 | $\mu \mathrm{~s}$ |

3. The device must see a VS voltage above VS Under-voltage (Vuv_vs) and below VS Over-voltage (Vov_vs) detection levels to drive the H-bridge normally.
4. The Load must not have path to VS
5. ICP is internal load due to H -bridge switching (no external load)
6. Internal propagation delay and re-synchronization time are not included
7. Over-current is not detected during the transitions

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


Figure 2. Cross Conduction Protection Timing


Figure 3. SPI Timing Parameters

## Detailed Operating Description

## Power Up/Down Control

In order to prevent uncontrolled operation of the device during power/up down, an under-voltage lockout feature is implemented. Both supply voltages (VCC and VS) are monitored for under-voltage conditions supporting a safe power-up transition. When VS drops below the under-voltage threshold Vuv_vs(off) (VS under-voltage threshold) all output transistors are switched OFF.

## Mode Control

Wake-up and Mode Control
Two different modes are available:

- Active mode
- Standby mode

After a power-up of VCC, the device starts in a Standby mode (VCC in Under-Voltage). Pulling the chip-select signal CSN to low level and pulling-up the enable signal EN to high level causes the device state to change into a Start-Up mode, waiting for setting SPI bit CONTROL_0.MODE = 1 ( analog part active).

If bit MODE remains reset (0), the device returns to the Standby mode after an internal delay tsrt_stby, clearing all register content and keeping all output transistors OFF.


Figure 4. Mode Transitions Diagram


Figure 5. Mode Timing Diagram

## Cross-current Protection and PWM Control

The pre-drivers are protected against cross-currents by internal circuitry. If one driver is turned off (LS or HS), the activation of the other driver of the same output will be automatically delayed by the cross current protection mechanism until the active driver is safely turned off.

The Control signals required for the activations under PWM operation are described below:
PWM low will place the bridge into a freewheeling condition according to the CONTROL_0.FWH bit setting:

- $\mathrm{FWH}=1$ : "PWM low" will switch off the low side transistor and will, depending on FWA, turn on the high side (FWA=1) for active freewheeling or leave the transistor open $(\mathrm{FWA}=0)$ for passive freewheeling
- $\mathrm{FWH}=0$ : "PWM low" will switch off the high side transistor and will, depending on FWA, turn on the low side (FWA=1) for active freewheeling or leave the transistor open $(\mathrm{FWA}=0)$ for passive freewheeling

The device can be used with SPI mode control only - then the PWM input pin must be forced to a high level.

|  |  | (Active | $\begin{aligned} & A=1 \\ & \text { e-wheeling) } \end{aligned}$ | (Passiv | $\overline{A=0}$ <br> ewheeling |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | PWM=1 | PWM=0 | PWM=1 | PWM=0 |
| $\begin{aligned} & \text { HS1=1, HS2=0 } \\ & \text { LS1=0, LS2=1 } \end{aligned}$ | FWH=1 <br> (High-side free-wheeling) |  |  |  |  |
|  | FWH=0 (Low-side free-wheeling) |  |  |  |  |
| $\begin{aligned} & \text { HS1=0, HS2=1 } \\ & \text { LS1=1, LS2=0 } \end{aligned}$ | FWH=1 <br> (High-side free-wheeling) |  |  |  |  |
|  | FWH=0 (Low-side free-wheeling) |  |  |  |  |
| $\begin{aligned} & \text { HS1=0, HS2=0 } \\ & \text { LS1=1, LS2=1 } \end{aligned}$ | FWH=x |  |  |  |  |
| $\begin{aligned} & \text { HS1=1, HS2=1 } \\ & \text { LS1=0, LS2=0 } \end{aligned}$ | FWH=x |  |  |  |  |
| Any other HS/ LS setting | FWH=x | All transistors off |  |  |  |

Figure 6. Bridge Configurations

## Over-Voltage and Under-Voltage Shutdown

If the supply voltage VS rises above the switch off voltage Vov_vs(off) or falls below Vuv_vs(off), all output transistors are switched OFF.

## Over-Temperature Shutdown

The device provides an over-temperature protection. If the junction temperature rises above Tjsd_on threshold, the thermal shutdown bit TSD is set and all the output transistors are switched OFF. The shutdown delay for the over-temperature is td_tx. The output channels can be re-enabled after the device is cooled down and the TSD flag has been reset by the microcontroller by setting CONTROL_0.MODE $=0$.

## Over-Current Shutdown

Over Current is detected by the device when the drain-source voltage (Vds) of the external N -MOSFETs saturates. Above the Over-Current threshold (programmable via SPI register bits CONFIG.OCTH[2:0]), the over current is detected. During the bridge transitions, the error detection is masked (Vds can be higher than the OCTH during the slopes).

If the device is in full-bridge mode (CONFIG.HALF_HB $=0$ ), the full bridge is disabled in case of over-current.

Otherwise, if the device is in half-bridge mode (CONFIG.HALF_HB = 1), only the half-bridge in affected by the over-current is disabled.

## SPI Control

## General Description

The 4-wire SPI interface establishes a full duplex synchronous serial communication link between the NCV7535 and the application's microcontroller. The NCV7535 always operates in slave mode whereas the controller provides the master function. A SPI access is performed by applying an active-low slave select signal at CSN. SDI is the data input, SDO the data output. The SPI master provides the clock to the NCV7535 via the SCLK input. The digital input data is sampled at the rising edge at SCLK. The data output SDO is in high impedance state (tri-state) when CSN is high. To readout the global error flag without sending a complete SPI frame, SDO indicates the corresponding value as soon as CSN is set to active. With the first rising edge at SCLK after the high-to-low transition of CSN, the content of the selected register is transferred into the output shift register.
The NCV7535 provides one control registers (CONTROL_0), one status register (STATUS_0) and one general configuration register (CONFIG). Each of these register contains 16 -bit data, together with the 8 -bit frame header (access type, register address), the SPI frame length is therefore 24 bits. In addition to the read/write accessible registers, the NCV7535 provides five 8-bit ID registers (ID_HEADER, ID_VERSION, ID_CODE1/2 and ID_SPI-FRAME) with 8-bit data length. The content of these registers can still be read out by a 24 -bit access, the data is then transferred in the MSB section of the data frame.

## SPI Frame Format

Figure 7 shows the general format of the NCV7535 SPI frame.


Figure 7. SPI Frame Format

## 24-bit SPI Interface

Both 24-bit input and output data are MSB first. Each SPI-input frame consists of a command byte followed by two data bytes. The data returned on SDO within the same frame always starts with the global status byte. It provides
general status information about the device. It is then followed by 2 data bytes (in-frame response) which content depends on the information transmitted in the command byte. For write access cycles, the global status byte is followed by the previous content of the addressed register.

## Chip Select Not (CSN)

CSN is the SPI input pin which controls the data transfer of the device. When CSN is high, no data transfer is possible and the output pin SDO is set to high impedance. If CSN goes low, the serial data transfer is allowed and can be started. The communication ends when CSN goes high again.

## Serial Clock (SCLK)

If CSN is set to low, the communication starts with the rising edge of the SCLK input pin. At each rising edge of SCLK, the data at the input pin Serial IN (SDI) is latched. The data is shifted out thru the data output pin SDO after the falling edges of SCLK. The clock SCLK must be active only within the frame time, means when CSN is low. The correct transmission is monitored by counting the number of clock pulses during the communication frame. If the number of SCLK pulses does not correspond to the frame width indicated in the SPI-frame-ID (Chip ID Register, address 3Eh) the frame will be ignored and the communication failure bit "TF" in the global status byte will be set. Due to this safety functionality, daisy chaining the SPI is not possible. Instead, a parallel operation of the SPI bus by controlling the CSN signal of the connected ICs is recommended.

## Serial Data In (SDI)

During the rising edges of SCLK (CSN is low), the data is transferred into the device thru the input pin SDI in a serial way. The device features a stuck-at-one detection, thus upon detection of a command = FFFFFFh, the device will be forced into the Standby mode. All output drivers are switched off.

## Serial Data Out (SDO)

The SDO data output driver is activated by a logical low level at the CSN input and will go from high impedance to a low or high level depending on the global status bit, FLT (Global Error Flag). The first rising edge of the SCLK input after a high to low transition of the CSN pin will transfer the content of the selected register into the data out shift register. Each subsequent falling edge of the SCLK will shift the next bit thru SDO out of the device.

## Command Byte / Global Status Byte

Each communication frame starts with a command byte (Table 6). It consists of an operation code (OP[1:0]) which specifies the type of operation (Read, Write, Read \& Clear, Readout Device Information) and a six bit address (A[5:0]). If less than six address bits are required, the remaining bits are unused but are reserved. Both Write and Read mode allow access to the internal registers of the device. A "Read \& Clear"-access is used to read a status register and subsequently clear its content. The "Read Device Information" allows to read out device related information such as ID-Header, Product Code, Silicon Version and Category and the SPI-frame ID. While receiving the command byte, the global status byte is transmitted to the microcontroller. It contains global fault information for the device.

## ID Register

Chip ID Information is stored in five special 8-bit ID. The content can be read out at the beginning of the communication.

Table 6. COMMAND BYTE (IN) / GLOBAL STATUS BYTE (OUT)

| Bit | Command Byte (IN) / Global Status Byte (OUT) |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{2 3}$ | $\mathbf{2 2}$ | $\mathbf{2 1}$ | $\mathbf{2 0}$ | $\mathbf{1 9}$ | $\mathbf{1 8}$ | $\mathbf{1 7}$ | $\mathbf{1 6}$ |
| NCV7535 IN | OP1 | OP0 | A5 | A4 | A3 | A2 | A1 | A0 |
| NCV7535 OUT | FLT | TF | RESB | TSD | - | UOV_OC | - | NRDY |
| Reset Value | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

Table 7. COMMAND BYTE, ACCESS MODE

| OP1 | OP0 | Description |
| :---: | :---: | :---: |
| 0 | 0 | Write Access (W) |
| 0 | 1 | Read Access (R) |
| 1 | 0 | Read and Clear Access (RC) |
| 1 | 1 | Read Device ID (RDID) |

Table 8. COMMAND BYTE, REGISTER ADDRESS

| A[5:0] | Access | Description | Content |
| :---: | :---: | :---: | :--- |
| 00 h | R/W | Control Register CONTROL_0 | Device mode control, external H-Bridge outputs control |
| 10 h | R/RC | Status Register STATUS_0 | Pre-driver diagnosis |
| 3Fh | R/W | Configuration Register CONFIG | Mask bits for global fault bits, PWM mapping |

Table 9. GLOBAL STATUS BYTE CONTENT

| FLT |  | Global Fault Bit |
| :---: | :---: | :---: |
| 0 | No fault Condition | Failures of the Global Status Byte, bits [6:0] are always linked to the Global Fault Bit FLT. This bit is generated by an OR combination of all failure bits of the device (RESB bit inverted). It is reflected via the SDO pin while CSN is held low and NO clock signal is present (before first positive edge of SCLK). The flag will remain valid as long as CSN is held low. This operation does not cause the Transmission error Flag in the Global Status Byte to be set. |
| 1 | Fault Condition |  |
|  |  |  |
| TF |  | SPI Transmission Error |
| 0 | No Error | If the number of clock pulses within the previous frame was unequal 0 (FLT polling) or 24. The frame was ignored and this flag was set. |
| 1 | Error |  |
|  |  |  |
| RESB |  | Reset Bar (Active low) |
| 0 | Reset | Bit is set to "0" after a Power-on-Reset or a stuck-at-1 fault at SI (SPI-input data = FFFFFFh) has been detected. All outputs are disabled. |
| 1 | Normal Operation |  |
|  |  |  |
| TSD |  | Over-temperature Shutdown |
| 0 | No Thermal Shutdown | Thermal Shutdown Status indication. In case of a Thermal Shutdown, all output drivers including the charge pump output are deactivated (high impedance). The TSD bit has to be cleared thru a SW reset to reactivate the output drivers and the chargepump output. |
| 1 | Thermal Shutdown |  |
|  |  |  |
| UOV_OC |  | VS Monitoring, Over-current Status |
| 0 | No Fault | This bit represents a logical OR combination of under-/overvoltage signals (VS) and overcurrent signals. |
| 1 | Fault |  |
|  |  |  |
| NRDY |  | Not Ready |
| 0 | Device Ready | This bit indicates that the drivers cannot be activated and the chargepump is switched off. After transition from Standby to Active mode, an internal timer is started to allow the internal chargepump to settle before any outputs can be activated. This bit is cleared automatically after the startup is completed. |
| 1 | Device Not Ready |  |

Table 10. CHIP ID INFORMATION

| A[5:0] | Access | Description | Content |
| :---: | :---: | :---: | :--- |
| 00 h | R | ID header | 4300 h |
| 01 h | R | Version | 0100 h |
| 02 h | R | Product Code 1 | 7500 h |
| 03 h | R | Product Code 2 | 3500 h |
| 3Eh | R | SPI Frame ID | 0200 h |

## SPI REGISTERS CONTENT

## CONTROL_0 Register

Address: 00h

| Bit | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Access type | - | - | - | - | - | - | RW | RW | RW | RW | - | RW | RW | RW | RW | RW |
| Bit name | - | - | - | - | - | - | HS1 | LS1 | HS2 | LS2 | - | FWH | FWA | OVR | UVR | MODE |
| Reset value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| HS/LS <br> Outputs <br> Control | HSx | LSx |  | Description | Remark |
| :--- | :---: | :---: | :---: | :--- | :--- |
|  | 0 | 0 | default | Gate driver OFF | Activating both HS and LS at the same time is prevented <br> by the internal logic. <br> High-side or low-side freewheeling configuration is <br> performed by FWH and FWA SPI bits |
|  | 0 | 1 |  | LSx enabled |  |
|  | 1 | 0 |  | HSx enabled | Gate driver OFF |


| Freewheeling <br> High side or <br> low side | 0 | FWH | Description | Remark |
| :--- | :---: | :---: | :---: | :--- |
|  | 1 |  | Freewheeling Low side | When FWA=1 and PWM=0, gate high sides are switched <br> OFF and gate low sides are switched ON |
|  |  |  | When FWA=1 and PWM=0, gate low sides are switched <br> OFF and gate high sides are switched ON |  |


| Freewheeling Active or passive | FWA |  | Description | Remark |
| :---: | :---: | :---: | :---: | :---: |
|  | 0 | default | Passive freewheeling | When $\mathrm{PWM}=0$ and $\mathrm{FWH}=0$, gate high sides are switched OFF. <br> When PWM=0 and FWH=1, gate low sides are switched OFF |
|  | 1 |  | Active freewheeling | See FWH remark |


| Over-voltage <br> Recovery | OVR |  | Description | Remark |
| :--- | :---: | :---: | :--- | :--- |
|  | 0 | default | Over-voltage Recovery <br> function enabled | If the OVR is disabled by setting OVR=1, the status <br> register STATUS_0 bits VSOV have to be cleared after <br> an OV event. |
|  | 1 |  | No Over-voltage <br> Recovery |  |


| Under- <br> voltage <br> Recovery | UVR |  | Description | Remark |
| :--- | :---: | :---: | :--- | :--- |
|  | 0 | default | Under-voltage Recovery <br> function enabled | If the UVR is disabled by setting UVR=1, the status <br> register STATUS_0 bits VSUV have to be cleared after <br> an UV event. |
|  | 1 |  | No Under-voltage <br> Recovery |  |


| Mode <br> Control | MODE |  | Description | Remark |
| :--- | :---: | :--- | :--- | :--- |
|  | 0 | default | Standby | If MODE is set, the device is switched to Active mode. <br> Resetting MODE forces the device to transition into <br> Standby mode, all internal memory is cleared, all output <br> stages are switched into their default state (off). |
|  | 1 |  | Active | ( |
|  |  |  |  |  |

## STATUS_0 Register

Address: 10h

| Bit | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Access type | - | - | - | - | - | - | R/RC | R/RC | R/RC | R/RC | - | - | R/RC | R/RC | - | - |
| Bit name | - | - | - | - | - | - | OC | OC | OC | OC | - | - | VSUV | VSOV | - | - |
| HS1 | LS | HS2 | LS2 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| Over- <br> current <br> detection | OCx | Description | Remark |
| :--- | :---: | :--- | :--- |
|  | 0 | No over-current detected | During an over-current event in one of the HS or LS, the belonging over- <br> current status bit STATUS_OCx is set and the dedicated output is switched <br> off. (The global status bit UOV_OC is set, also). To reactivate the output <br> stage again, the microcontroller has to clear the OC failure bit. |
|  | 1 | Over-current detected | OU |


| Vs Under- <br> voltage | VSUV | Description | Remark |
| :--- | :---: | :---: | :---: |
|  | 0 | No under-voltage detected | In case of a Vs under-voltage event, the output stages will be deactivated <br> immediately and the corresponding failure flag will be set and latched. By <br> default (CONTROL O.UVR cleared) the output stages will be reactivated <br> automatically after Vs is recovered. |
|  | 1 | Under-voltage detected | and |


| Vs Over- <br> voltage | VSOV | Description | Remark |
| :--- | :---: | :---: | :--- |
|  | 0 | No overvoltage detected | In case of a Vs over-voltage event, the output stages will be deactivated <br> immediately and the corresponding failure flag will be set and latched. By <br> default (CONTROL 0.OVR cleared) the output stages will be reactivated <br> automatically after Vs is recovered. |
|  | 1 | Overvoltage detected |  |

## CONFIG Register

Address: 3Fh

| Bit | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Access type | RW | RW | RW | RW | RW | RW | RW | RW | RW | RW | RW | RW | RW | - | - | - |
| Bit name | $\left\|\begin{array}{c} \text { NOCR } \\ \text { LH3 } \end{array}\right\|$ | $\left\lvert\, \begin{gathered} \text { NOCR } \\ \text { LH2 } \end{gathered}\right.$ | $\begin{array}{\|c} \text { NOCR } \\ \text { LH1 } \end{array}$ | $\begin{gathered} \text { NOCR } \\ \text { LHO } \end{gathered}$ | $\left.\begin{array}{\|c\|} \text { NOCR } \\ \text { HL3 } \end{array} \right\rvert\,$ | $\left\|\begin{array}{c} \text { NOCR } \\ \text { HL2 } \end{array}\right\|$ | $\begin{gathered} \text { NOCR } \\ \mathrm{HL} 1 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { NOCR } \\ \text { HLO } \end{array}$ | $\left\|\begin{array}{c} \mathrm{OCTH} \\ 2 \end{array}\right\|$ | $\left\lvert\, \begin{gathered} \mathrm{OCTH} \\ 1 \end{gathered}\right.$ | $\begin{gathered} \mathrm{OCTH} \\ 0 \end{gathered}$ | $\begin{gathered} \text { HALF } \\ \text { HB } \end{gathered}$ | SRF | - | - | - |
| Reset value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| No-Crossing Timing Configuration | NOCRLH3 | NOCRLH2 | NOCRLH1 | NOCRLH0 |  | Description | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | default | No-crossing limit $=250 \mathrm{~ns}$ |  |
|  | 0 | 0 | 0 | 1 |  | No-crossing limit $=500 \mathrm{~ns}$ |  |
|  | 0 | 0 | 1 | 0 |  | No-crossing limit $=750 \mathrm{~ns}$ |  |
|  | 0 | 0 | 1 | 1 |  | No-crossing limit $=1 \mu \mathrm{~s}$ |  |
|  | 0 | 1 | 0 | 0 |  | No-crossing limit $=1.25 \mu \mathrm{~s}$ |  |
|  | 0 | 1 | 0 | 1 |  | No-crossing limit $=1.5 \mu \mathrm{~s}$ |  |
|  | 0 | 1 | 1 | 0 |  | No-crossing limit $=1.75 \mu \mathrm{~s}$ |  |
|  | 0 | 1 | 1 | 1 |  | No-crossing limit $=2 \mu \mathrm{~s}$ |  |
|  | 1 | 0 | 0 | 0 |  | No-crossing limit $=2.25 \mu \mathrm{~s}$ |  |
|  | 1 | 0 | 0 | 1 |  | No-crossing limit $=2.5 \mu \mathrm{~s}$ |  |
|  | 1 | 0 | 1 | 0 |  | No-crossing limit $=2.75 \mu \mathrm{~s}$ |  |
|  | 1 | 0 | 1 | 1 |  | No-crossing limit $=3 \mu \mathrm{~s}$ |  |
|  | 1 | 1 | 0 | 0 |  | No-crossing limit $=3.25 \mu \mathrm{~s}$ |  |
|  | 1 | 1 | 0 | 1 |  | No-crossing limit $=3.5 \mu \mathrm{~s}$ |  |
|  | 1 | 1 | 1 | 0 |  | No-crossing limit $=3.75 \mu \mathrm{~s}$ |  |
|  | 1 | 1 | 1 | 1 |  | No-crossing limit $=4 \mu \mathrm{~s}$ |  |

No-Crossing
Timing
Configuration

| NOCRHL3 | NOCRHL2 | NOCRHL1 | NOCRHLO |  | Description | Remarks |
| :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| 0 | 0 | 0 | 0 | default | No-crossing limit $=250 \mathrm{~ns}$ |  |
| 0 | 0 | 0 | 1 |  | No-crossing limit $=500 \mathrm{~ns}$ |  |
| 0 | 0 | 1 | 0 |  | No-crossing limit $=750 \mathrm{~ns}$ |  |
| 0 | 0 | 1 | 1 |  | No-crossing limit $=1 \mu \mathrm{~s}$ |  |
| 0 | 1 | 0 | 0 |  | No-crossing limit $=1.25 \mu \mathrm{~s}$ |  |
| 0 | 1 | 0 | 1 |  | No-crossing limit $=1.5 \mu \mathrm{~s}$ |  |
| 0 | 1 | 1 | 0 |  | No-crossing limit $=1.75 \mu \mathrm{~s}$ |  |
| 0 | 1 | 1 | 1 |  | No-crossing limit $=2 \mu \mathrm{~s}$ |  |
| 1 | 0 | 0 | 0 |  | No-crossing limit $=2.25 \mu \mathrm{~s}$ |  |
| 1 | 0 | 0 | 1 |  | No-crossing limit $=2.5 \mu \mathrm{~s}$ |  |
| 1 | 0 | 1 | 0 |  | No-crossing limit $=2.75 \mu \mathrm{~s}$ |  |
| 1 | 0 | 1 | 1 |  | No-crossing limit $=3 \mu \mathrm{~s}$ |  |
| 1 | 1 | 0 | 0 |  | No-crossing limit $=3.25 \mu \mathrm{~s}$ |  |
| 1 | 1 | 0 | 1 |  | No-crossing limit $=3.5 \mu \mathrm{~s}$ |  |
| 1 | 1 | 1 | 0 |  | No-crossing limit $=3.75 \mu \mathrm{~s}$ |  |
| 1 | 1 | 1 | 1 |  | No-crossing limit $=4 \mu \mathrm{~s}$ |  |


| Over-Current threshold configuration | OCTH2 | OCTH1 | OCTHO |  | Description | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | default | VDS OC limit $=0.25 \mathrm{~V}$ | Common setting value for high side \& low side |
|  | 0 | 0 | 1 |  | VDS OC limit $=0.5 \mathrm{~V}$ |  |
|  | 0 | 1 | 0 |  | VDS OC limit $=0.75 \mathrm{~V}$ |  |
|  | 0 | 1 | 1 |  | VDS OC limit $=1 \mathrm{~V}$ |  |
|  | 1 | 0 | 0 |  | VDS OC limit $=1.25 \mathrm{~V}$ |  |
|  | 1 | 0 | 1 |  | VDS OC limit $=1.5 \mathrm{~V}$ |  |
|  | 1 | 1 | 0 |  | VDS OC limit $=1.75 \mathrm{~V}$ |  |
|  | 1 | 1 | 1 |  | VDS OC limit $=2 \mathrm{~V}$ |  |


| Bridge <br> configuration | HALF HB |  | Description | Remark |
| :--- | :---: | :---: | :--- | :--- |
|  | 0 | default | Full H-Bridge configuration | See PWM control page 9 |
|  | 1 |  | 2 Half-Bridges configuration | Controlled by SPI only <br> PWM, FWH, FWA are ignored |


| Slew-Rate <br> configuration | SRF |  | Description |  |
| :--- | :---: | :--- | :--- | :--- |
|  | 0 | default | Slow Slew Rate | Remark |
|  | 1 |  | Typical Slew Rate of gate driver of $5 \mathrm{~V} / \mathrm{\mu s}$ |  |

TSSOP 20
CASE 948AD-01
ISSUE O


DATE 17 JUL 2008


## END VIEW



## SIDE VIEW

| DOCUMENT NUMBER: | 98AON31296E | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | TSSOP 20 | PAGE 1 OF 1 |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. Typical parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Email Requests to: orderlit@onsemi.com
ON Semiconductor Website: www.onsemi.com

Europe, Middle East and Africa Technical Support:
Phone: 00421337902910
For additional information, please contact your local Sales Representative

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

ON Semiconductor:
NCV7535DBR2G

